



**HAL**  
open science

## **New lateral DMOS and IGBT structures realized on a partial SOI substrate based on LEGO process**

Isabelle Bertrand, Vasanta Pathirana, Éric Imbernon, Florin Udrea, Marise Baffleur, Ranick Ng, Hugues Granier, Bernard Rousset, Jean-Marie Dilhac

► **To cite this version:**

Isabelle Bertrand, Vasanta Pathirana, Éric Imbernon, Florin Udrea, Marise Baffleur, et al.. New lateral DMOS and IGBT structures realized on a partial SOI substrate based on LEGO process. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM2005), Oct 2005, Santa Barbara, United States. pp.74-77. hal-00385958

**HAL Id: hal-00385958**

**<https://hal.science/hal-00385958>**

Submitted on 20 May 2009

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# New lateral DMOS and IGBT structures realized on a partial SOI substrate based on LEGO process

I. Bertrand<sup>1,3</sup>, V. Pathirana<sup>2</sup>, E. Imbernon<sup>1</sup>, F. Udrea<sup>2</sup>, M. Bafleur<sup>1</sup>, R. Ng<sup>2</sup>, H. Granier<sup>1</sup>, B. Rousset<sup>1</sup>, J.M. Dilhac<sup>1</sup>

<sup>1</sup> LAAS-CNRS, 7 av. du Colonel Roche, 31077 TOULOUSE Cedex 04, FRANCE

<sup>2</sup> Department of Engineering, Cambridge University, Cambridge CB2 1PZ, UK

<sup>3</sup> Freescale Semiconducteurs France SAS, av. du G<sup>al</sup> Eisenhower, 31023 Toulouse Cedex, FRANCE

**Abstract** — In this paper, we present new lateral DMOS and IGBT structures based on a partial SOI substrate. The partial SOI substrate, formed through LEGO recrystallization process improves considerably the breakdown capability and the thermal behavior of these devices compared to full SOI devices. Experimental results of high voltage power devices implemented on such a process are presented for the first time.

**Index Terms** — Partial SOI, LIGBT, LEGO, LDMOS

## I. INTRODUCTION

Silicon on Insulator (SOI) represents a key route for future development in ultra high level CMOS or Bi-CMOS integration. SOI is also used in MEMS, sensors, smart power and any technologies that require a high level of electrical or, in some cases, thermal isolation. BCD (Bipolar CMOS DMOS) processes are examples of power technologies where SOI has made very dramatic improvements. SOI has also been used in high voltage ICs. Such ICs make use of either thin silicon [1] or thick silicon high voltage technologies [2]. Recently, a combination between a power device and a MEMS (the membrane technology) has also been implemented with spectacular results in terms of breakdown and switching speed [3]. In general all SOI technologies show a very significant improvement in the switching speed when a bipolar device is used. For example, the increased speed of LIGBT (Lateral Insulated Gate Bipolar Transistors) [4] is due to perfect isolation between the substrate and the drift region. Carriers are only stored in the SOI layer and virtually no currents (other than displacement currents) flow through the substrate.

However, there are several aspects which need to be carefully considered when implementing the SOI technology in high voltage ICs: self-heating, reduced RESURF effect and latch-up susceptibility of bipolar devices. We have already showed in a previous paper that the partial SOI concept represents an efficient solution to these problems [5]. In this paper, we present new lateral DMOS and IGBT structures based on a partial SOI

substrate realized with the Lateral Epitaxial Growth over Oxide (LEGO) technique [6] that allows obtaining the required thick SOI layers in a cost effective way.

## II. PSOI ARCHITECTURE

The novel PSOI (Partial SOI) device structure combines the advantages of SOI and JI (Junction-Isolation) technologies (Fig 1 c, a and b respectively) [5]. As compared to typical JI and SOI lateral power devices, the new device structure has an interrupted buried oxide (BOX), which allows the drift region to be connected to the substrate. All the results presented below are obtained from Medici (Synopsis) simulation software.

Fig 2 shows the potential distributions at breakdown for the JI, SOI and PSOI structures for typical dimensions and doping levels. The breakdown voltages on JI, SOI and PSOI structures are 545V, 163V and 499V, respectively. These discrepancies for identical LIGBTs are due to the buried layers. When the power device in traditional SOI technology is in the blocking mode, the buried oxide prevents the spread of the depletion region into the substrate due to the formation of a layer of mobile charge under the BOX layer. Just below the anode, the buried oxide and the top silicon layer support almost all the voltage applied between the anode and the substrate terminals. Hence in standard SOI devices, a thinner BOX lowers the breakdown voltage. To obtain a typical SOI device with a breakdown voltage above 400V, it is necessary to have at least 3-4 $\mu$ m of BOX. In the PSOI structure, the silicon window into the BOX at the anode allows the potential lines to spread into the silicon substrate in a similar manner to that met in JI high voltage devices. The voltage applied between the anode and the substrate is now supported across the buried oxide, top silicon and the depletion layer into the substrate. This helps significantly improve the device breakdown voltage. The breakdown of PSOI structures can be further improved by reducing the substrate doping. However, it is




Fig. 1: Power LIGBT structures in (a) JI (b) SOI and (c) partial SOI technologies.




Fig. 2: Potential distribution at breakdown in the LIGBT structures in (a) JI (b) SOI and (c) partial SOI technologies. Buried oxide thickness is  $1\mu\text{m}$ , top silicon layer is  $5\mu\text{m}$ , substrate doping is  $1e14\text{ cm}^{-3}$  and drift region doping is  $13e14\text{ cm}^{-3}$ .




Fig. 3: Simulated on-state LIGBTs characteristics (a) without self-heating (b) with self-heating.

a technological challenge to have a lower substrate doping.

For a common substrate doping level of  $6e14\text{ cm}^{-3}$  the breakdown on the PSOI structure would be around 325V.

Fig 3 depicts the on-state simulation results of JI, SOI and PSOI structures with and without self-heating effects. Without self heating effects the on-state characteristics of all the devices are nearly identical. However, when self-heating effects are included, the SOI device on the  $4\mu\text{m}$  BOX has the largest self-heating effects due to the low thermal conductivity of the thick buried oxide compared to that of silicon. The high temperature inside the active area in SOI devices can therefore affect device operation and the reliability of the entire circuit. The LIGBT on JI technology has unsurprisingly the lowest self-heating

effect. Finally, in the PSOI structure, some heat can flow through the open window at the anode, helping to lower the device temperature. However PSOI structure has also a substrate current generating power in the substrate, increasing the substrate temperature. Overall, the LIGBT on PSOI technology is only slightly worse in terms of on-state performance than the equivalent device in JI technology.

Fig 4 shows the turn-off waveforms for an inductive switching. The SOI and PSOI devices exhibit the classical terrace in the turn-off current waveforms due to the hole inversion layer at the top of the the BOX [7]. This terrace disappears when the depletion region hits the n-buffer. The turn-off current in the PSOI device is larger than in the SOI device due to the substrate injected carriers. The turn-off in the JI device is faster due to the fast expansion of the depletion width due to the absence of the hole inversion layer at the top of BOX.




Fig. 4: Comparison of simulated turn-off currents and voltage waveforms for an inductive switching.




Fig. 5: Basic steps of the recrystallization process to build the partial SOI substrates (see text).




Fig. 6: Cross-section of the CMOS/DMOS/IGBT partial SOI process based on LEGO technique.




Fig. 7: Optical view of the new LIGBT on PSOI substrate.

### III. PSOI FABRICATION TECHNOLOGY: THE LEGO PROCESS

An important challenge is the realization of such partial SOI substrates at low cost and with efficient electrical insulation. Most of the existing techniques to obtain SOI structures are generally expensive and provide full and thin SOI wafers [6]. Only one technique, the Zone Melting Recrystallization (ZMR), allows the straightforward and cost effective production of thick SOI layers. This is achieved through a rapid melting, followed by a controlled recrystallization, of poly-silicon films deposited over SiO<sub>2</sub> patterns grown on a silicon wafer using a scanning heater.

To realize new PSOI-based LDMOS and LIGBT structures, we used the LEGO technique [6] that allows obtaining the required localized and thick SOI layers in a cost effective way. Firstly developed by Celler and al. [8], it is directly inspired by the ZMR technique and is being reconsidered today because of a new market demand for partial SOI. The main difference with conventional ZMR is that the heat source of the rapid thermal processor (RTP), is uniform throughout the entire wafer surface thus allowing a simultaneous recrystallization of all polycrystalline patterns.

Hereafter is a brief description of the LEGO process, referring to Fig.5. The wafers are pre-processed with a 1 $\mu$ m-thick thermal oxidation and a polysilicon seed layer deposition. After patterning the SOI islands (Fig.5.a), a non selective epitaxy is deposited. It is polycrystalline over the SOI patterns and monocrystalline on the rest of the wafer. An oxide-capping layer is then added to prevent the melted silicon evaporation during the recrystallization step (Fig.5.b). Then, a specific RTP furnace [8] provides enough energy to melt the polycrystalline areas while maintaining the bulk monocrystalline area solid. As the

temperature ramps down, given the different thermal conductivities of silicon and oxide layers, a thermal gradient is laterally induced and allows a recrystallization front spreading from the mono-crystal seed over the buried oxide layer (Fig.5.c).

However, after recrystallization, surface roughness is important because of the liquid silicon movement, and planarity has to be restored through a chemical mechanical polishing (CMP) (Fig.5.d). We have experimentally demonstrated [6] that such a process allows building recrystallized SOI islands 1 mm wide, for 30  $\mu$ m initial epi-layer thickness and 15 sec RTP annealing duration. Using these partial SOI substrates, a CMOS/DMOS/IGBT process (Fig.6), was developed at LAAS-CNRS. On this cross-section, only CMOS devices are shown. The initial substrate could be either N or P-type and the epi-layer is N-type. Full isolation of the SOI islands is obtained through a deep P<sup>+</sup> diffusion.

### IV. EXPERIMENTAL RESULTS

A dedicated test mask was designed to validate the simulated structures. The starting P-type substrate has a 20 $\Omega$ .cm resistivity ( $\sim 6 \times 10^{14}$  cm<sup>-3</sup>) while the N-type epitaxial layer resistivity is 5  $\Omega$ .cm. Both LDMOS and LIGBT devices were included. A circular layout, more appropriate for high voltages, was chosen. Fig. 7 shows an optical view of one LIGBT device. The SOI island is defined by the external circle featuring a 200  $\mu$ m diameter. The central circle is the LIGBT anode and a 40 $\mu$ m-diameter window is opened underneath into the BOX.

Breakdown voltage measurement resulted in values ranged from 226V to 277V for the LIGBT (Fig.8) and from 280V to 315V for the LDMOS, in agreement with the simulated ones, thus confirming the beneficial effect

of the window opened into the BOX. Achieving breakdown voltages close to the predicted ones also demonstrates the crystalline quality of the recrystallized layers.

A static thermal measurement was carried out on the PSOI LIGBT using an infrared camera. Under a power of 2,28W, the maximum steady-state temperature resulting from self-heating was of 329K.

Switch off measurements were performed thanks to the electrical setup depicted below (Fig.9). A typical turn-off time of 400ns could be measured (Fig. 10) and fully agrees with simulation.




Fig. 8: Breakdown voltage at  $V_g=0V$  (top) and  $I_d$  ( $V_d$ ) characteristics with  $V_g$  ranging from 0 to 10V by steps of 2V (bottom) of the new LIGBT structure.




Fig. 9: Electrical setup used for switch off measurements.




Fig. 10: Measurement of PSOI LIGBT switch off time.

## V. CONCLUSION

New LIGBT and LDMOS structures based on a partial SOI technology are proposed. The partial SOI process has been implemented using the LEGO technique. The new structures offer an increased breakdown capability associated with reduced heating effects when compared to standard SOI. For the first time, high voltage devices exhibiting 300V breakdown voltage are implemented on such a technology. The new structure is particularly relevant to the manufacturing of high voltage integrated circuits (HVICs) where high speed, good isolation and reduced self-heating are essential.

## ACKNOWLEDGEMENT

This project was carried out within the framework of the European Community funded program IMPROving multidisciplinary ACcess to microsystems Technologies (IMPACT). The authors also wish to acknowledge Dr. George Charitat's original initiative and his extraordinary enthusiasm for this project. Dr. Charitat, a well-known figure in the power electronics field, passed away in a tragic car accident on April 23<sup>th</sup>, 2002.

## REFERENCES

- [1] S. Merchant, E. Arnold; H. Baumgart, S. Mukherjee, H. Pein, R. Pinker, "Realisation of high breakdown voltage (>700V) in thin SOI devices", *ISPSD'91*, pp 31-35, 1991.
- [2] N. Yasuhara, A. Nakagawa, K. Furukawa, "SOI devices structures implementing 650V high voltage output devices on VLSIs", *Electron Devices Meeting*, pp 141-144, Dec 1991.
- [3] F. Udrea, T. Trajkovic, G.A.J. Amaratunga, "Membrane High Voltage Devices – A Milestone Concept in Power ICs", *IEDM*, 2004.
- [4] Y.S. Huang, S. Sridhar and B.J. Baliga, "Comparison of DI and JI lateral IGBTs", *Proc. 5th Int. Symp. Power Semiconductor Devices and ICs*, p. 259, 1993.
- [5] F. Udrea, A. Popescu and W. Milne, "Breakdown analysis in JI, SOI and partial SOI power structures", *IEEE International SOI Conference*, pp 102-103, Oct 1997.
- [6] I. Bertrand, P. Renaud, J.M. Dilhac, C. Ganibal, "Large area recrystallization of thick poly-silicon films for low cost partial SOI power devices", *7th International Seminar on Power Semi-conductors (ISPS'04)*, Prague (Czech Republic), August 2004.
- [7] D. Garner, F. Udrea., H. T. Lim, W. I. Milne, "An analytical model for turn off in the silicon-on-insulator LIGBT", *Solid-State Electronics*, v 43, pp 1855-1868, 1999.
- [8] G.K. Celler, McD. Robinson, D.J. Lischner, "Seeded recrystallization of thick polysilicon films on oxidized 3-in. wafers", *Appl. Phys. Lett.*, vol. 42, n°1, pp 99-101, 1983.