Batch arrival M/G/1 Processor Sharing with application to Multilevel Processor Sharing scheduling - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports (Research Report) Year : 2003

Batch arrival M/G/1 Processor Sharing with application to Multilevel Processor Sharing scheduling

Abstract

We analyze an M/G/1 Processor-Sharing queue with Batch arrivals. Our analysis is based on the integral equation derived by Kleinrock, Muntz and Rodemich. Using the contraction mapping principle, we demonstrate the existence and uniqueness of a solution to the integral equation. Then we provide asymptotical analysis as well as tight bounds for the expected response time conditioned on the job size. In particular, the asymptotics for large size jobs depends only on the first moment of the job size distribution and on the first two moments of the batch size distribution. That is, similarly to the Processor Sharing with single arrivals, in the M/G/1-PS with batch arrivals the expected conditional response time is finite even when the job size distribution has infinite second moment. Finally, we show how the present results can be applied to the Multilevel Processor Sharing scheduling.
Fichier principal
Vignette du fichier
RR-5043.pdf (307.35 Ko) Télécharger le fichier
Loading...

Dates and versions

inria-00071540 , version 1 (23-05-2006)

Identifiers

  • HAL Id : inria-00071540 , version 1

Cite

Konstantin Avrachenkov, Urtzi Ayesta, Patrick Brown. Batch arrival M/G/1 Processor Sharing with application to Multilevel Processor Sharing scheduling. [Research Report] RR-5043, INRIA. 2003. ⟨inria-00071540⟩
92 View
142 Download

Share

Gmail Facebook X LinkedIn More