Modular Multiplication for FPGA Implementation of the IDEA Block Cipher - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport Année : 2002

Modular Multiplication for FPGA Implementation of the IDEA Block Cipher

Résumé

The IDEA block cipher is a symmetric-key algorithm which encrypts 64-bit plaintext blocks to 64-bit ciphertext blocks, using a 128-bit secret key. The security of IDEA relies on combining operations from three algebraic groups: integer addition modulo 2^n, bitwise exclusive or of two n-bit words, and integer multiplication modulo (2^n+1) which is the critical arithmetic operation of the block cipher. In this paper, we investigate three algorithms based on a small multiplication with a subsequent modulo correction. They are particularly well suited for the latest FPGA devices embedding small multiplier blocks, like the Virtex-II family. We also consider a multiplier based on modulo (2^n+1) adders. Several architectures of the IDEA block cipher are then described and compared from different point of view: throughput to area ratio or adequation with feedback and non-feedback chaining modes. Our fastest circuit achieves a throughput of 8.5 Gb/s, which is, to our knowledge, the best rate reported in the literature.

Domaines

Autre [cs.OH]
Fichier principal
Vignette du fichier
RR-4558.pdf (342.23 Ko) Télécharger le fichier

Dates et versions

inria-00072030 , version 1 (23-05-2006)

Identifiants

  • HAL Id : inria-00072030 , version 1

Citer

Jean-Luc Beuchat. Modular Multiplication for FPGA Implementation of the IDEA Block Cipher. RR-4558, INRIA. 2002. ⟨inria-00072030⟩
127 Consultations
1380 Téléchargements

Partager

Gmail Facebook X LinkedIn More