UML/MARTE CCSL, Signal and Petri nets - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport (Rapport De Recherche) Année : 2008

UML/MARTE CCSL, Signal and Petri nets

Résumé

UML goal of being a general-purpose modeling language discards the possibility to adopt too precise and strict a semantics. Users are to refine or define the semantics in their domain specific profiles. In the UML Profile for Modeling and Analysis of Real-Time and Embedded systems, we have defined a broadly expressive Time Model to provide a generic timed interpretation for UML models. Our clock constraint specification language supports the specification of systems with multiple clock domains. Starting with a priori independent clocks, we progressively compose them to get a family of possible executions. Our language supports both synchronous and asynchronous compositions, just like the synchronous language Signal, but also allows explicit non determinism. In this paper, we give a formal semantics to a core subset of MARTE clock constraint languages and we give an equivalent interpretation of this kernel in two other very different formal languages, Signal and Time Petri Nets.
Fichier principal
Vignette du fichier
RR-6545.pdf (755.72 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00283077 , version 1 (29-05-2008)
inria-00283077 , version 2 (02-06-2008)
inria-00283077 , version 3 (10-06-2008)
inria-00283077 , version 4 (12-06-2008)

Identifiants

  • HAL Id : inria-00283077 , version 4

Citer

Frédéric Mallet, Charles André. UML/MARTE CCSL, Signal and Petri nets. [Research Report] RR-6545, INRIA. 2008. ⟨inria-00283077v4⟩
338 Consultations
223 Téléchargements

Partager

Gmail Facebook X LinkedIn More