Using An MDE Approach for Modeling of Interconnection networks - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

Using An MDE Approach for Modeling of Interconnection networks

Résumé

Modern System-on-Chip (SoCs) are becoming more complex with the integration of heterogeneous components. Therefore, a high performance interconnection medium is required to handle the complexity. Thus Network-on-Chips (NoCs) come into play enabling the integration of more Intellectual Properties (IPs) into the SoC with increased performance. The NoCs are based on the concept of Interconnection Networks for connecting parallel machines. In the recent MARTE (Modeling and Analysis of Real-time and Embedded Systems) Profile, a notion of multidimensional multiplicity has been proposed to model repetitive structures and topologies. This paper presents a modeling methodology based on that notation that can be used to model the Delta Network family of Interconnection Networks for NoC construction.
Fichier non déposé

Dates et versions

inria-00565155 , version 1 (11-02-2011)

Identifiants

  • HAL Id : inria-00565155 , version 1

Citer

Imran Rafiq Quadri, Pierre Boulet, Samy Meftali, Jean-Luc Dekeyser. Using An MDE Approach for Modeling of Interconnection networks. The International Symposium on Parallel Architectures, Algorithms and Networks Conference (ISPAN 08), 2008, Sydney, Australia. ⟨inria-00565155⟩
109 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More