Multi-Optical Network-on-Chip for Large Scale MPSoC - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Article Dans Une Revue IEEE Embedded Systems Letters Année : 2010

Multi-Optical Network-on-Chip for Large Scale MPSoC

Résumé

Optical Network on Chip (ONoC) architectures are emerging as promising contenders to solve bandwidth and latency issues in multiprocessor systems-on-chip (MPSoC). However, current on-chip integration technologies for optical interconnect allow interconnecting only dozens of IPs. Scaling with MPSoCs composed of hundreds of IPs thus, relies on unpredictable technological innovations. In this letter, we propose a method that combines multiple ONoCs. Each ONoC is small enough to rely on already existing and proven technologies. We evaluate the approach on various interconnect scenarios, showing that it scales well with the size of MPSoC architectures.
Fichier principal
Vignette du fichier
ieee-esl.pdf (667.32 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00618593 , version 1 (02-09-2011)

Identifiants

  • HAL Id : inria-00618593 , version 1

Citer

Sébastien Le Beux, Jelena Trajkovic, Ian O'Connor, Gabriela Nicolescu, Guy Bois, et al.. Multi-Optical Network-on-Chip for Large Scale MPSoC. IEEE Embedded Systems Letters, 2010. ⟨inria-00618593⟩
128 Consultations
992 Téléchargements

Partager

Gmail Facebook X LinkedIn More