Optimal acyclic fine-grain scheduling with cache effects for embedded and real time systems - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2001

Optimal acyclic fine-grain scheduling with cache effects for embedded and real time systems

Sid Touati
  • Fonction : Auteur
  • PersonId : 962200

Résumé

To sustain the increases in processor performance, embedded and real-time systems need to find the best total schedule time when compiling their application. The optimal acyclic scheduling problem is a classical challenge which has been formulated using integer programming in lot of works. In this paper, we give a new formulation of acyclic instruction scheduling problem under registers and resources constraints in multiple instructions issuing processors with cache effects. Given a direct acyclic graph G=(V,E), the complexity of our integer linear programming model is bounded by O(|V|2) variables and O(|E|+|V|2) constraints. This complexity is better than the complexity of the existing techniques which includes a worst total schedule time factor.
Fichier principal
Vignette du fichier
Optimal_Acyclic.pdf (137.97 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

inria-00637269 , version 1 (31-10-2011)

Identifiants

Citer

Sid Touati. Optimal acyclic fine-grain scheduling with cache effects for embedded and real time systems. Hardware/Software Codesign, CODES 2001, Apr 2001, Copenhague, Denmark. pp.159 -164, ⟨10.1109/HSC.2001.924668⟩. ⟨inria-00637269⟩
66 Consultations
190 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More