hal-00455121, version 1
Static Address Generation Easing: a Design Methodology for Parallel Interleaver Architectures
35th International Conference on Acoustics, Speech, and Signal Processing (ICASSP) 2010 (2010) Pages: 1594-1597, Paper ID : 2559
Abstract: For high throughput applications, turbo-like iterative decoders are implemented with parallel architectures. However, to be efficient parallel architectures require to avoid collision accesses i.e. concurrent read/write accesses should not target the same memory block. This consideration applies to the two main classes of turbo-like codes which are Low Density Parity Check (LDPC) and Turbo-Codes. In this paper we propose a methodology which finds a collision-free mapping of the variables in the memory banks and which optimizes the resulting interleaving architecture. Finally, we show through a pedagogical example the interest of our approach compared to state-of-the-art techniques.
- 1:
- CNRS : UMR3192 – Université de Bretagne Occidentale [UBO] – Université de Bretagne Sud – Institut Mines-Télécom – Télécom Bretagne – PRES Université Européenne de Bretagne [UEB] – Institut Supérieur des Sciences et Technologies de Brest (ISSTB)
- 2:
- STMicrelectronics
- Domain : Computer Science/Architecture
Computer Science/Information Theory and Coding
Mathematics/Information Theory
Engineering Sciences/Signal and Image processing
Computer Science/Signal and Image Processing - Keywords : Parallel architecture – interleavers – turbo-codes – memory mapping
- Comment : 4 pages
- hal-00455121, version 1
- http://hal.archives-ouvertes.fr/hal-00455121
- oai:hal.archives-ouvertes.fr:hal-00455121
- From:
- Submitted on: Tuesday, 9 February 2010 15:39:06
- Updated on: Monday, 24 January 2011 11:23:37




Associated documents
Export