Model Checking Memory-Related Properties of Hardware/Software Co-designs

Abstract : Memory safety plays a crucial role in concurrent hardware/software systems and must be guaranteed under all circumstances. Although there exist some approaches for complete verification that can cope with both hardware and software and their interplay, none of them supports pointers or memory. To overcome this problem, we present a novel approach for model checking memory-related properties of digital HW/SW systems designed in SystemC/TLM. The main idea is to formalize a clean subset of the SystemC memory model using Uppaal timed automata. Then, we embed this formal memory model into our previously proposed automatic transformation from SystemC/TLM to Uppaal timed automata. With that, we can fully automatically verify memory-related properties of a wide range of practical applications. We show the applicability of our approach by verifying memory safety of an industrial design that makes ample use of pointers and call-by-reference.
Document type :
Conference papers
Complete list of metadatas

Cited literature [25 references]  Display  Hide  Download

https://hal.inria.fr/hal-01466696
Contributor : Hal Ifip <>
Submitted on : Monday, February 13, 2017 - 4:39:47 PM
Last modification on : Saturday, December 16, 2017 - 7:18:04 AM
Long-term archiving on : Sunday, May 14, 2017 - 3:00:15 PM

File

978-3-642-38853-8_9_Chapter.pd...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Marcel Pockrandt, Paula Herber, Verena Klös, Sabine Glesner. Model Checking Memory-Related Properties of Hardware/Software Co-designs. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. pp.92-103, ⟨10.1007/978-3-642-38853-8_9⟩. ⟨hal-01466696⟩

Share

Metrics

Record views

160

Files downloads

271