CMOS Implementation of Threshold Gates with Hysteresis

Abstract : NULL Convention Logic (NCL) is one of the mainstream asynchronous logic design paradigms. NCL circuits use threshold gates with hysteresis. In this chapter, the transistor-level CMOS design of NCL gates is investigated, and various gate styles are introduced and compared to each other. In addition, a novel approach to design static NCL gates is introduced. The new approach is based on integrating each pair of pull-up and pull-down transistor networks into one composite transistor network. The new static gates are then compared to the original ones in terms of delay, area, and energy consumption. It will be shown that the new gate style is significantly faster with negligible area and energy overhead.
Document type :
Conference papers
Complete list of metadatas

Cited literature [19 references]  Display  Hide  Download

https://hal.inria.fr/hal-01456957
Contributor : Hal Ifip <>
Submitted on : Monday, February 6, 2017 - 10:33:14 AM
Last modification on : Friday, December 1, 2017 - 1:16:00 AM
Long-term archiving on : Sunday, May 7, 2017 - 12:47:48 PM

File

978-3-642-45073-0_11_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Farhad Parsan, Scott Smith. CMOS Implementation of Threshold Gates with Hysteresis. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.196-216, ⟨10.1007/978-3-642-45073-0_11⟩. ⟨hal-01456957⟩

Share

Metrics

Record views

92

Files downloads

192