Skip to Main content Skip to Navigation
Conference papers

A 0.5 V Ultra-low Power Quadrature Ring Oscillator

Abstract : In this paper we present a CMOS quadrature ring oscillator operating at 0.5 V. Due to this very low voltage conditions, new project technique using the available terminal of the transistors (bulk) is used in order to reduce the threshold voltage of the transistors, thus improving the voltage headroom. The technique is applied in a conventional inverter-based ring oscillator with a feedback topology capable to generate quadrature signals. Simulations results in a 130 nm CMOS technology shows that a very simple VCO in the GHz range can be obtained, by changing the bulk voltage of transistors (NMOS or PMOS). The circuit operates with less than 50 μW achieving a FoM of about -115 dBc/Hz at 10 MHz offset.
Complete list of metadatas

Cited literature [5 references]  Display  Hide  Download

https://hal.inria.fr/hal-01274825
Contributor : Hal Ifip <>
Submitted on : Tuesday, February 16, 2016 - 11:35:56 AM
Last modification on : Tuesday, October 15, 2019 - 3:36:02 PM
Document(s) archivé(s) le : Tuesday, May 17, 2016 - 5:23:56 PM

File

978-3-642-54734-8_64_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

João Eusébio, Luís Oliveira, Luís Pires, João Oliveira. A 0.5 V Ultra-low Power Quadrature Ring Oscillator. 5th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Apr 2014, Costa de Caparica, Portugal. pp.575-581, ⟨10.1007/978-3-642-54734-8_64⟩. ⟨hal-01274825⟩

Share

Metrics

Record views

285

Files downloads

567