Skip to Main content Skip to Navigation
Conference papers

8T-SRAM cell with Improved Read and Write Margins in 65 nm CMOS Technology

Abstract : SRAM operation at subthreshold/weak inversion region provides a significant power reduction for digital circuits. SRAM arrays which contribute to a large amount of power consumption for the processors in sub-100 nm technologies, however, cannot benefit from subthreshold operation. To this end, new SRAM technique on the circuit or architecture level is required. In this chapter, a novel 8T-SRAM cell is proposed which shows a significant improvement in write margin by at least 22 % in comparison to the standard 6T-SRAM cell at supply voltage of 1 V. Furthermore, read static noise margin of the proposed cell is improved by at least 2.2X compared to the standard 6T-SRAM cell. Although by the use of the proposed SRAM cell, the total leakage power is increased for superthreshold region, the proposed cell is able to work at supply voltages lower than 200 mV through which the total power consumption and the robustness of the cell are improved significantly. The proposed circuit is designed in 65 nm CMOS TSMC technology.
Complete list of metadatas

Cited literature [21 references]  Display  Hide  Download

https://hal.inria.fr/hal-01383730
Contributor : Hal Ifip <>
Submitted on : Wednesday, October 19, 2016 - 10:46:45 AM
Last modification on : Thursday, March 5, 2020 - 5:40:22 PM

File

371768_1_En_6_Chapter.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Farshad Moradi, Mohammad Tohidi, Behzad Zeinali, Jens Madsen. 8T-SRAM cell with Improved Read and Write Margins in 65 nm CMOS Technology. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. pp.95-109, ⟨10.1007/978-3-319-25279-7_6⟩. ⟨hal-01383730⟩

Share

Metrics

Record views

179

Files downloads

283