Skip to Main content Skip to Navigation
Conference papers

Chip-Size Evaluation of a Multithreaded Processor Enhanced with a PID Controller

Abstract : In this paper the additional chip size of a Proportional/Integral/Diff-erential (PID) controller in a multithreaded processor is evaluated. The task of the PID unit is to stabilize a thread's throughput, the instruction per cycle rate (IPC rate). The stabilization of the IPC rate allocated to the main thread increases the efficiency of the processor and also the execution time remaining for other threads. The overhead introduced by the PID controller implementation in the VHDL model of an embedded Java real-time-system is examined.
Document type :
Conference papers
Complete list of metadata

Cited literature [27 references]  Display  Hide  Download

https://hal.inria.fr/hal-01055381
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Tuesday, August 12, 2014 - 4:20:30 PM
Last modification on : Thursday, March 5, 2020 - 5:40:49 PM
Long-term archiving on: : Wednesday, November 26, 2014 - 11:06:34 PM

File

_main_final.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Michael Bauer, Mathias Pacher, Uwe Brinkschulte. Chip-Size Evaluation of a Multithreaded Processor Enhanced with a PID Controller. 8th IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems (SEUS), Oct 2010, Waidhofen/Ybbs, Austria. pp.3-12, ⟨10.1007/978-3-642-16256-5_3⟩. ⟨hal-01055381⟩

Share

Metrics

Record views

391

Files downloads

341