Two-Bit Messages are Sufficient to Implement Atomic Read/Write Registers in Crash-prone Systems - INRIA - Institut National de Recherche en Informatique et en Automatique Accéder directement au contenu
Pré-Publication, Document De Travail Année : 2016

Two-Bit Messages are Sufficient to Implement Atomic Read/Write Registers in Crash-prone Systems

Résumé

Atomic registers are certainly the most basic objects of computing science. Their implementation on top of an n-process asynchronous message-passing system has received a lot of attention. It has been shown that t < n/2 (where t is the maximal number of processes that may crash) is a necessary and sufficient requirement to build an atomic register on top of a crash-prone asynchronous message-passing system. Considering such a context, this paper presents an algorithm which implements a single-writer multi-reader atomic register with four message types only, and where no message needs to carry control information in addition to its type. Hence, two bits are sufficient to capture all the control information carried by all the implementation messages. Moreover, the messages of two types need to carry a data value while the messages of the two other types carry no value at all. As far as we know, this algorithm is the first with such an optimality property on the size of control information carried by messages. It is also particularly efficient from a time complexity point of view.
Fichier principal
Vignette du fichier
Counter-free-msgs-V7.pdf (155.36 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01271135 , version 1 (08-02-2016)

Identifiants

Citer

Achour Mostéfaoui, Michel Raynal. Two-Bit Messages are Sufficient to Implement Atomic Read/Write Registers in Crash-prone Systems. 2016. ⟨hal-01271135⟩
248 Consultations
137 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More