L. Aksoy, E. Costa, P. Flores, and J. Monteiro, Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.6, pp.1013-1026, 2008.
DOI : 10.1109/TCAD.2008.923242

C. Alias, B. Pasca, and A. Plesco, Automatic Generation of FPGA-Specific Pipelined Accelerators, Applied Reconfigurable Computing, 2010.
DOI : 10.1007/978-3-642-19475-7_7

URL : https://hal.archives-ouvertes.fr/ensl-00549682

R. Andraka, A survey of CORDIC algorithms for FPGA based computers, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays , FPGA '98, pp.191-200, 1998.
DOI : 10.1145/275107.275139

R. Andraka, Hybrid floating point technique yields 1.2 gigasample per second 32 to 2048 point floating point FFT in a single FPGA, High Performance Embedded Computing Workshop, 2006.

M. Arnold and S. Collange, A Real/Complex Logarithmic Number System ALU, IEEE Transactions on Computers, vol.60, issue.2, pp.202-213, 2011.
DOI : 10.1109/TC.2010.154

T. O. Bachir and J. P. David, Performing floating-point accumulation on a modern FPGA in single and double precision, Programmable Custom Computing Machines, pp.105-108, 2010.

S. Banescu, F. De-dinechin, B. Pasca, and R. Tudoran, Multipliers for floating-point double precision and beyond on FPGAs, ACM SIGARCH Computer Architecture News, vol.38, issue.4, pp.73-79, 2010.
DOI : 10.1145/1926367.1926380

URL : https://hal.archives-ouvertes.fr/ensl-00475781

R. Bernstein, Multiplication by integer constants, Software: Practice and Experience, vol.6, issue.7, pp.641-652, 1986.
DOI : 10.1002/spe.4380160704

M. R. Bodnar, J. R. Humphrey, P. F. Curt, J. P. Durbano, and D. W. Prather, Floating-Point Accumulation Circuit for Matrix Applications, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.303-304, 2006.
DOI : 10.1109/FCCM.2006.41

M. Boersma, M. Kröner, C. Layer, P. Leber, S. M. Müller et al., The POWER7 Binary Floating-Point Unit, 2011 IEEE 20th Symposium on Computer Arithmetic, 2011.
DOI : 10.1109/ARITH.2011.21

D. Boland and G. Constantinides, Bounding Variable Values and Round-Off Effects Using Handelman Representations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.11, pp.1691-1704, 2011.
DOI : 10.1109/TCAD.2011.2161307

N. Boullis and A. Tisserand, Some Optimizations of Hardware Multiplication by Constant Matrices, IEEE Transactions on Computers, vol.54, issue.10, pp.1271-1282, 2005.
DOI : 10.1109/TC.2005.168

URL : https://hal.archives-ouvertes.fr/lirmm-00113092

N. Brisebarre, F. De-dinechin, and J. M. Muller, Integer and floating-point constant multipliers for FPGAs, 2008 International Conference on Application-Specific Systems, Architectures and Processors, pp.239-244, 2008.
DOI : 10.1109/ASAP.2008.4580184

URL : https://hal.archives-ouvertes.fr/ensl-00269219

K. Chapman, Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner). EDN magazine, 1994.

R. C. Cheung, D. U. Lee, W. Luk, and J. D. Villasenor, Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.15, issue.8, pp.952-962, 2007.
DOI : 10.1109/TVLSI.2007.900748

S. Chevillard, J. Harrison, M. Joldes, and C. Lauter, Efficient and accurate computation of upper bounds of approximation errors, Theoretical Computer Science, vol.412, issue.16, pp.1523-1543, 2011.
DOI : 10.1016/j.tcs.2010.11.052

URL : https://hal.archives-ouvertes.fr/ensl-00445343

P. Cousot and R. Cousot, Abstract interpretation, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages , POPL '77, pp.238-252, 1977.
DOI : 10.1145/512950.512973

URL : https://hal.archives-ouvertes.fr/inria-00528590

A. Dempster and M. Macleod, Constant integer multiplication using minimum adders, IEE Proceedings - Circuits, Devices and Systems, vol.141, issue.5, pp.407-413, 1994.
DOI : 10.1049/ip-cds:19941191

J. Detrey and F. De-dinechin, Table-based polynomials for fast hardware function evaluation, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), pp.328-333, 2005.
DOI : 10.1109/ASAP.2005.61

J. Detrey and F. De-dinechin, Floating-Point Trigonometric Functions for FPGAs, 2007 International Conference on Field Programmable Logic and Applications, pp.29-34, 2007.
DOI : 10.1109/FPL.2007.4380621

J. Detrey and F. De-dinechin, A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic, The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol.23, issue.1, pp.161-175, 2007.
DOI : 10.1007/s11265-007-0048-7

URL : https://hal.archives-ouvertes.fr/ensl-00542212

V. Dimitrov, L. Imbert, and A. Zakaluzny, Multiplication by a Constant is Sublinear, 18th IEEE Symposium on Computer Arithmetic (ARITH '07), pp.261-268, 2007.
DOI : 10.1109/ARITH.2007.24

URL : https://hal.archives-ouvertes.fr/lirmm-00158322

F. De-dinechin, Multiplication by Rational Constants, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.59, issue.2, 2012.
DOI : 10.1109/TCSII.2011.2177706

URL : https://hal.archives-ouvertes.fr/ensl-00610328

F. De-dinechin and L. S. Didier, Table-Based Division by Small Integer Constants, Applied Reconfigurable Computing, pp.53-63, 2012.
DOI : 10.1049/ip-cdt:19941414

URL : https://hal.archives-ouvertes.fr/ensl-00642145

F. De-dinechin, M. Joldes, and B. Pasca, Automatic generation of polynomial-based hardware architectures for function evaluation, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, 2010.
DOI : 10.1109/ASAP.2010.5540952

URL : https://hal.archives-ouvertes.fr/ensl-00470506

F. De-dinechin, C. Lauter, and G. Melquiond, Certifying the Floating-Point Implementation of an Elementary Function Using Gappa, IEEE Transactions on Computers, vol.60, issue.2, pp.242-253, 2011.
DOI : 10.1109/TC.2010.128

URL : https://hal.archives-ouvertes.fr/ensl-00200830

F. De-dinechin and B. Pasca, Large multipliers with fewer DSP blocks, 2009 International Conference on Field Programmable Logic and Applications, 2009.
DOI : 10.1109/FPL.2009.5272296

F. De-dinechin and B. Pasca, Floating-point exponential functions for DSP-enabled FPGAs, 2010 International Conference on Field-Programmable Technology, 2010.
DOI : 10.1109/FPT.2010.5681764

URL : https://hal.archives-ouvertes.fr/ensl-00506125

F. De-dinechin and B. Pasca, Designing Custom Arithmetic Data Paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011.
DOI : 10.1109/MDT.2011.44

URL : https://hal.archives-ouvertes.fr/ensl-00646282

F. De-dinechin, B. Pasca, . Cret¸, O. Cret¸, and R. Tudoran, An FPGA-specific approach to floatingpoint accumulation and sum-of-products, IEEE, pp.33-40, 2008.
URL : https://hal.archives-ouvertes.fr/ensl-00268348

F. De-dinechin, H. Takeugming, and J. M. Tanguy, A 128-tap complex FIR filter Processing 20 giga-samples/s in a single FPGA, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, 2010.
DOI : 10.1109/ACSSC.2010.5757684

URL : https://hal.archives-ouvertes.fr/ensl-00542950

F. De-dinechin and A. Tisserand, Multipartite table methods, IEEE Transactions on Computers, vol.54, issue.3, pp.319-330, 2005.
DOI : 10.1109/TC.2005.54

URL : https://hal.archives-ouvertes.fr/ensl-00542210

P. Echeverría and M. López-vallejo, Customizing floating-point units for FPGAs: Area-performance-standard trade-offs, Microprocessors and Microsystems, vol.35, issue.6, pp.535-546, 2011.
DOI : 10.1016/j.micpro.2011.04.004

M. D. Ercegovac and T. Lang, Digital Arithmetic, 2004.
URL : https://hal.archives-ouvertes.fr/ensl-00542215

O. Gustafsson, A. G. Dempster, K. Johansson, and M. D. Macleod, Simplified Design of Constant Coefficient Multipliers, Circuits, Systems & Signal Processing, vol.25, issue.2, pp.225-251, 2006.
DOI : 10.1007/s00034-005-2505-5

O. Gustafsson and F. Qureshi, Addition Aware Quantization for Low Complexity and High Precision Constant Multiplication, IEEE Signal Processing Letters, vol.17, issue.2, pp.173-176, 2010.
DOI : 10.1109/LSP.2009.2036384

M. Huang and D. Andrews, Modular design of fully pipelined accumulators, 2010 International Conference on Field-Programmable Technology, pp.118-125, 2010.
DOI : 10.1109/FPT.2010.5681766

K. Kalliojarvi and J. Astola, Roundoff errors in block-floating-point systems, IEEE Transactions on Signal Processing, vol.44, issue.4, pp.783-790, 1996.
DOI : 10.1109/78.492531

D. Knuth, The Art of Computer Programming: Seminumerical Algorithms, 1997.

U. Kulisch, Circuitry for generating scalar products and sums of floating point numbers with maximum accuracy. United States Patent, p.4622650, 1986.

U. W. Kulisch, Advanced Arithmetic for the Digital Computer, Design of Arithmetic Units, Electronic Notes in Theoretical Computer Science, vol.24, 2002.
DOI : 10.1016/S1571-0661(05)80622-X

M. Langhammer, Foundation of FPGA acceleration, Fourth Annual Reconfigurable Systems Summer Institut, 2008.

M. Langhammer and T. Vancourt, FPGA Floating Point Datapath Compiler, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines, pp.259-262, 2009.
DOI : 10.1109/FCCM.2009.54

D. Lee, A. Gaffar, R. Cheung, O. Mencer, W. Luk et al., Accuracy-Guaranteed Bit-Width Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, pp.1990-2000, 2006.
DOI : 10.1109/TCAD.2006.873887

V. Lefèvre, Multiplication by an integer constant, 1999.

J. Liang, R. Tessier, and O. Mencer, Floating point unit generation and evaluation for FPGAs, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003., 2003.
DOI : 10.1109/FPGA.2003.1227254

Z. Luo and M. Martonosi, Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques, IEEE Transactions on Computers, vol.49, issue.3, pp.208-218, 2000.
DOI : 10.1109/12.841125

D. R. Lutz, Fused Multiply-Add Microarchitecture Comprising Separate Early-Normalizing Multiply and Add Pipelines, 2011 IEEE 20th Symposium on Computer Arithmetic, pp.123-128, 2011.
DOI : 10.1109/ARITH.2011.25

M. Mehendale, D. Sherlekar, S. Venkatesh, and G. , Synthesis of multiplier-less FIR filters with minimum number of additions, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp.668-671, 1995.
DOI : 10.1109/ICCAD.1995.480201

Y. O. Moctar, N. George, H. Parandeh-afshar, P. Ienne, G. G. Lemieux et al., Reducing the cost of floating-point mantissa alignment and normalization in FPGAs, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, FPGA '12, pp.255-264, 2012.
DOI : 10.1145/2145694.2145738

R. E. Moore, Interval analysis, 1966.

J. M. Muller, Elementary Functions, Algorithms and Implementation, 2006.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

J. M. Muller, N. Brisebarre, F. De-dinechin, C. P. Jeannerod, V. Lefèvre et al., Handbook of Floating-Point Arithmetic, 2010.
DOI : 10.1007/978-0-8176-4705-6

URL : https://hal.archives-ouvertes.fr/ensl-00379167

A. Nayak, M. Haldar, A. Choudhary, and P. Banerjee, Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.722-728, 2001.
DOI : 10.1109/DATE.2001.915108

H. D. Nguyen, B. Pasca, and T. B. Preußer, FPGA-specific arithmetic optimizations of shortlatency adders, 2010.
URL : https://hal.archives-ouvertes.fr/ensl-00542389

B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, 2010.

S. Perry, Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.1202-1207, 2009.
DOI : 10.1109/DATE.2009.5090845

J. A. Piñeiro and J. D. Bruguera, High-speed double-precision computation of reciprocal, division, square root, and inverse square root, IEEE Transactions on Computers, vol.51, issue.12, pp.1377-1388, 2002.
DOI : 10.1109/TC.2002.1146704

M. Potkonjak, M. Srivastava, and A. Chandrakasan, Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching, Proceedings of the 31st annual conference on Design automation conference , DAC '94, pp.189-194, 1994.
DOI : 10.1145/196244.196343

R. Pottathuparambil and R. Sass, A parallel/vectorized double-precision exponential core to accelerate computational science applications, Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '09, pp.285-285, 2009.
DOI : 10.1145/1508128.1508198

T. B. Preußer and R. G. Spallek, Mapping basic prefix computations to fast carry-chain structures, 2009 International Conference on Field Programmable Logic and Applications, pp.604-608, 2009.
DOI : 10.1109/FPL.2009.5272382

R. Rocher, D. Menard, N. Herve, and O. Sentieys, Fixed-point configurable hardware components, EURASIP Journal of Embedded Systems, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00455557

O. Sarbishei, K. Radecka, and Z. Zilic, Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, issue.3, pp.343-355, 2012.
DOI : 10.1109/TCAD.2011.2170988

M. J. Schulte, K. E. Wires, and J. E. Stine, Variable-correction truncated floating point multipliers, Asilomar Conference on Signals, Circuits and Systems, pp.1344-1348, 2000.

S. Sun and J. Zambreno, A floating-point accumulator for FPGA-based high performance computing applications, 2009 International Conference on Field-Programmable Technology, pp.493-499, 2009.
DOI : 10.1109/FPT.2009.5377624

J. Thong and N. Nicolici, An Optimal and Practical Approach to Single Constant Multiplication, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.9, pp.1373-1386, 2011.
DOI : 10.1109/TCAD.2011.2153853

A. Tisserand, High-performance hardware operators for polynomial evaluation, International Journal of High Performance Systems Architecture, vol.1, issue.1, pp.14-23, 2007.
DOI : 10.1504/IJHPSA.2007.013288

URL : https://hal.archives-ouvertes.fr/lirmm-00140930

J. Volder, The CORDIC computing technique, Papers presented at the the March 3-5, 1959, western joint computer conference on XX, IRE-AIEE-ACM '59 (Western), pp.330-334, 1959.
DOI : 10.1145/1457838.1457886

Y. Voronenko and M. Püschel, Multiplierless multiple constant multiplication, ACM Transactions on Algorithms, vol.3, issue.2, 2007.
DOI : 10.1145/1240233.1240234

X. Wang, S. Braganza, and M. Leeser, Advanced components in the variable precision floatingpoint library, Programmable Custom Computing Machines, pp.249-258, 2006.

S. White, Applications of distributed arithmetic to digital signal processing: a tutorial review, IEEE ASSP Magazine, vol.6, issue.3, pp.4-19, 1989.
DOI : 10.1109/53.29648

K. E. Wires, M. J. Schulte, and D. Mccarley, FPGA Resource Reduction Through Truncated Multiplication, pp.574-583, 2001.
DOI : 10.1007/3-540-44687-7_59

M. Wirthlin, Constant Coefficient Multiplication Using Look-Up Tables, The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology, vol.36, issue.1, pp.7-15, 2004.
DOI : 10.1023/B:VLSI.0000008066.95259.b8

L. Zhuo and V. K. Prasanna, High performance linear algebra operations on reconfigurable systems, In: Supercomputing. ACM/IEEE, 2005.