Latency-Sensitive High-Level Synthesis for Multiple Word-Length DSP Design - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles EURASIP Journal on Advances in Signal Processing Year : 2011

Latency-Sensitive High-Level Synthesis for Multiple Word-Length DSP Design

Domains

Micro and nanotechnologies/Microelectronics

Bertrand Le Gal  : Connect in order to contact the contributor

https://hal.science/hal-00631012

Submitted on : Tuesday, October 11, 2011-11:55:48 AM

Last modification on : Tuesday, March 12, 2024-1:01:51 PM

Consult the full text

Dates and versions

hal-00631012 , version 1 (11-10-2011)

Identifiers

Cite

Bertrand Le Gal, Emmanuel Casseau. Latency-Sensitive High-Level Synthesis for Multiple Word-Length DSP Design. EURASIP Journal on Advances in Signal Processing, 2011, 2011, pp.11. ⟨10.1155/2011/927670⟩. ⟨hal-00631012⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

INSTITUT-TELECOM EC-PARIS UNIV-RENNES1 CNRS INRIA INSA-RENNES ENSSAT IRISA IMS-BORDEAUX IMS-BORDEAUX-FUSION IRISA-D3 INRIA2 UR1-MATH-STIC UR1-UFR-ISTIC UNIV-RENNES UR1-MATH-NUM
172 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More