A. R. Alameldeen and D. A. Wood, Variability in Architectural Simulations of Multi-threaded Workloads, Proceedings of the 9 th Annual International Symposium on High-Performance Computer Architecture, 2003.

C. S. Ananian, K. Asanovi-'c, B. C. Kuszmaul, C. E. Leiserson, and S. Lie, Unbounded Transactional Memory, Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA'05), pp.316-327, 2005.

J. Bobba, K. E. Moore, L. Yen, H. Volos, M. D. Hill et al., Performance Pathologies in Hardware Transactional Memory, Proceedings of the 34 th International Symposium on Computer Architecture, 2007.

L. Ceze, J. Tuck, C. Cascaval, and J. Torrellas, Bulk Disambiguation of Speculative Threads in Multiprocessors, Proceedings of the 33 rd International Symposium on Computer Architecture, 2006.

Y. S. Chen and M. Dubios, Cache protocols with partial block invalidations, [1993] Proceedings Seventh International Parallel Processing Symposium, 1993.
DOI : 10.1109/IPPS.1993.262850

C. B. Colohan, A. Aliamaki, J. G. Steffan, and T. C. Mowry, Tolerating Dependences Between Large Speculative Threads Via Sub-Threads, Proceedings of the 33rd International Symposium on Computer Architecture, pp.216-226, 2006.
DOI : 10.1145/1150019.1136504
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.188.2438

D. E. Cullar, A. Gupta, and J. P. Singh, Parallel Computer Architecture: A Hardware/Software Approach, 1998.

F. Dahlgren, M. Dubois, and P. Stenstrom, Sequential hardware prefetching in shared-memory multiprocessors, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.7, 1995.
DOI : 10.1109/71.395402
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.221.9610

M. Dubois, J. Skeppstedt, L. Ricciulli, K. Ramamurthy, and P. Stenstrom, The detection and elimination of useless misses in multiprocessors, Proceedings of the 20 th International Symposium on Computer Architecture, 1993.

T. Harris, J. Larus, and R. Rajwar, Transactional Memory, Synthesis Lectures on Computer Architecture, vol.5, issue.1, 2010.
DOI : 10.1201/b11417-16

M. Herlihy and J. E. Moss, Transactional Memory: architectural support for lock-free data structures, Proceedings of the 20th International Symposium on Computer Architecture, pp.289-300, 1993.
DOI : 10.1109/isca.1993.698569
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.208.4448

K. M. Lepak, G. B. Bell, and M. H. Lipasti, Silent stores and store value locality, IEEE Transactions on Computers, vol.50, issue.11, 2001.
DOI : 10.1109/12.966493

M. Lupon, G. Magklis, and A. Gonzalez, FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery, 2009 18th International Conference on Parallel Architectures and Compilation Techniques, pp.12-16, 2009.
DOI : 10.1109/PACT.2009.19

P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg et al., Simics: A full system simulation platform, Computer, vol.35, issue.2, pp.50-58, 2002.
DOI : 10.1109/2.982916

A. Mcdonald, J. Chung, B. D. Carlstrom, C. C. Minh, H. Chafi et al., Architectural Semantics for Practical Transactional Memory, Proceedings of the 33 rd Annual International Symposium on Computer Architecture, 2006.

C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun, STAMP: Stanford Transactional Applications for Multi-Processing, Proceedings of the International Symposium on Workload Characterization, 2008.

K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood, LogTM: Log-based Transactional Memory, The Twelfth International Symposium on High-Performance Computer Architecture, 2006., pp.258-269, 2006.
DOI : 10.1109/HPCA.2006.1598134

M. J. Moravan, J. Bobba, K. E. Moore, L. Yen, M. D. Hill et al., Supporting nested transactional memory in LogTM, Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOSXII), pp.359-370, 2006.

A. Negi, P. Waliullah, and . Stenstrom, LV*, Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies, IFMT '10, 2010.
DOI : 10.1145/1882453.1882460
URL : https://hal.archives-ouvertes.fr/inria-00492863

R. Rajwar, M. Herlihy, and L. Lai, Virtualizing transactional memory, Proceedings of the 32 nd International Symposium on Computer Architecture, pp.494-505, 2005.
DOI : 10.1109/isca.2005.54
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.129.4409

F. Tabba, A. W. Hay, and J. R. Goodman, Transactional Value Prediction, Proceedings of the ACM SIGPLAN Workshop on Transactional Computing, 2009.
DOI : 10.1145/1995896.1995904

S. Tomi?, C. Perfumo, C. Kulkarni, A. Armejach, A. Cristal et al., EazyHTM, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, Micro-42, 2009.
DOI : 10.1145/1669112.1669132

M. M. Waliullah and P. Stenstrom, Intermediate checkpointing with conflicting access prediction in transactional memory systems, 2008 IEEE International Symposium on Parallel and Distributed Processing, 2008.
DOI : 10.1109/IPDPS.2008.4536249

A. Shriraman and S. Dwarkadas, Analyzing Conflicts in Hardware-Supported Memory Transactions, International Journal of Parallel Programming, vol.39, issue.1, pp.33-61, 2010.
DOI : 10.1007/s10766-010-0146-1