M. Bachir, S. Touati, and A. Cohen, Post-pass periodic register allocation to minimise loop unrolling degree, LCTES '08: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems, pp.141-150, 2008.
DOI : 10.1145/1379023.1375677
URL : https://hal.archives-ouvertes.fr/inria-00637218

C. Sylvain-lelait and . Eisenbeis, Lora, a package for loop optimal register allocation, 1999.

D. De-werra, . Ch, S. Eisenbeis, B. Lelait, and . Marmol, On a graph-theoretical model for cyclic register allocation, Discrete Applied Mathematics, vol.93, issue.2-3, pp.191-203, 1999.
DOI : 10.1016/S0166-218X(99)00105-5

J. C. Dehnert, Y. Peter, J. P. Hsu, and . Bratt, Overlapped loop support in the cydra 5, ASPLOS-III: Proceedings of the third international conference on Architectural support for programming languages and operating systems, pp.26-38, 1989.

C. Eisenbeis, S. Lelait, and B. Marmol, The meeting graph: a new model for loop cyclic register allocation, PACT '95: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, pp.264-267, 1995.

L. J. Hendren, G. R. Gao, E. R. Altman, and C. Mukerji, A register allocation framework based on hierarchical cyclic interval graphs, CC '92: Proceedings of the 4th International Conference on Compiler Construction, pp.176-191, 1992.
DOI : 10.1007/3-540-55984-1_17

P. Faraboschi, J. A. Fisher, and C. Young, Embedded Computing: a VLIW Approach to Architecture , Compilers and Tools, 2005.

M. , J. J. Wang, C. Eisenbeis, and B. Su, Decomposed software pipelining: a new perspective and a new approach, International Journal Parallel Programming, vol.22, issue.3, pp.351-373, 1994.

M. Lam, Software pipelining, ACM SIGPLAN Notices, vol.39, issue.4, pp.318-328, 1988.
DOI : 10.1145/989393.989420

. Sylvain-lelait, ContributionáContribution´Contributioná l'allocation de registres dans les boucles, 1996.

A. Nicolau, R. Potasman, and H. Wang, Register allocation, renaming and their impact on fine-grain parallelism, Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, pp.218-235, 1992.
DOI : 10.1007/BFb0038667

B. R. Rau, M. Lee, P. P. Tirumalai, and M. S. Schlansker, Register allocation for software pipelined loops, ACM SIGPLAN Notices, vol.27, issue.7, pp.283-299, 1992.
DOI : 10.1145/143103.143141

B. Marmol and S. Lelait, Allocation cyclique de registres et déroulage de boucles, Technique et Science Informatiques, vol.16, issue.5, pp.583-608, 1997.

S. Touati and C. Eisenbeis, Early Periodic Register Allocation on ILP Processors, Parallel Processing Letters, vol.14, issue.02, pp.287-313, 2004.
DOI : 10.1142/S012962640400188X
URL : https://hal.archives-ouvertes.fr/hal-00130623