J. Fabri, Automatic storage optimization, In: ACM Symp. on Compiler Construction, pp.83-91, 1979.
DOI : 10.1145/800229.806957

A. W. Appel and L. George, Optimal spilling for CISC machines with few registers, PLDI'01, pp.243-253, 2001.

F. Bouchez, A. Darte, C. Guillon, and F. Rastello, Register allocation: What does the NP-completeness proof of Chaitin et al. really prove? In: WDDD'06, 2006.

S. Hack, D. Grund, and G. Goos, Register Allocation for Programs in SSA-Form, pp.247-262, 2006.
DOI : 10.1007/11688839_20

F. Bouchez, A. Darte, C. Guillon, and F. Rastello, Register Allocation: What Does the NP-Completeness Proof of Chaitin et al. Really Prove? Or Revisiting Register Allocation: Why and How, LCPC'06, 2006.
DOI : 10.1007/978-3-540-72521-3_21

Q. Pereira, F. M. Palsberg, and J. , Register allocation by puzzle solving. SIG- PLAN Not, pp.216-226, 2008.

T. Instruments, TMS370Cx7x 8-bit microcontroller, Texas Instruments, 1997.

J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer et al., Introduction to the Cell multiprocessor, IBM Journal of Research and Development, vol.49, issue.4.5, 2005.
DOI : 10.1147/rd.494.0589

F. Bouchez, A. Darte, and F. Rastello, On the Complexity of Register Coalescing, International Symposium on Code Generation and Optimization (CGO'07), p.7, 2007.
DOI : 10.1109/CGO.2007.26

F. Bouchez, A. Darte, and F. Rastello, Advanced conservative and optimistic register coalescing, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, CASES '08, pp.147-156, 2008.
DOI : 10.1145/1450095.1450119

B. Boissinot, A. Darte, B. D. De-dinechin, C. Guillon, and F. Rastello, Revisiting Out-of-SSA Translation for Correctness, Code Quality and Efficiency, 2009 International Symposium on Code Generation and Optimization, pp.9-114, 2009.
DOI : 10.1109/CGO.2009.19
URL : https://hal.archives-ouvertes.fr/inria-00349925

S. Udayakumaran and R. Barua, Compiler-decided dynamic memory allocation for scratch-pad based embedded systems, Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems , CASES '03, pp.276-286, 2003.
DOI : 10.1145/951710.951747

S. Udayakumaran, A. Dominguez, and R. Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems, vol.5, issue.2, pp.472-511, 2006.
DOI : 10.1145/1151074.1151085

M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif et al., Dynamic management of scratch-pad memory space, Proceedings of the 38th conference on Design automation , DAC '01, pp.1-690, 2001.
DOI : 10.1145/378239.379049

L. Li, L. Gao, and J. Xue, Memory coloring: A compiler approach for scratchpad memory management, PACT'05, pp.329-338, 2005.

M. J. Wolfe, High Performance Compilers for Parallel Computing, 1995.

A. Dominguez, N. Nguyen, and R. K. Barua, Recursive function data allocation to scratch-pad memory, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems , CASES '07, pp.65-74, 2007.
DOI : 10.1145/1289881.1289897

I. Issenin, E. Brockmeyer, M. Miranda, and N. Dutt, DRDU, ACM Transactions on Design Automation of Electronic Systems, vol.12, issue.2, p.15, 2007.
DOI : 10.1145/1230800.1230807

O. Avissar, R. Barua, and D. Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems, vol.1, issue.1, pp.6-26, 2002.
DOI : 10.1145/581888.581891

V. De-la-luz and M. Kandemir, Array regrouping and its use in compiling data-intensive embedded applications, IEEE Transactions on Computers, vol.53, issue.1, pp.1-19, 2004.
DOI : 10.1109/TC.2004.1255787

I. Kodukula, N. Ahmed, and K. Pingali, Data-centric multi-level blocking, PLDI'97, pp.346-357, 1997.
DOI : 10.1145/258916.258946
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.30.5396

K. Knobe and V. Sarkar, Array SSA form and its use in parallelization, Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '98, pp.107-120, 1998.
DOI : 10.1145/268946.268956

S. Rus, G. He, C. Alias, and L. Rauchwerger, Region array SSA, Proceedings of the 15th international conference on Parallel architectures and compilation techniques , PACT '06, pp.43-52, 2006.
DOI : 10.1145/1152154.1152165

L. A. Belady, A study of replacement algorithms for a virtual-storage computer, 9th Annual ACM-SIAM Symposium on Discrete Algorithms, 1966.
DOI : 10.1147/sj.52.0078