E. Altman, Optimal Software Pipelining with Functional Units and Registers, 1995.

A. Darte, Y. Robert, and F. Vivien, Scheduling and Automatic Parallelization, 2000.
DOI : 10.1007/978-1-4612-1362-8

URL : https://hal.archives-ouvertes.fr/hal-00856645

C. Eisenbeis, F. Gasperoni, and U. Schwiegelshohn, Allocating Registers in Multiple Instruction-Issuing Processors, Proceedings of the IFIP WG 10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT'95, pp.290-293, 1995.
URL : https://hal.archives-ouvertes.fr/inria-00074059

C. Eisenbeis and A. Sawaya, Optimal Loop Parallelization under Register Constraints, Sixth Workshop on Compilers for Parallel Computers CPC'96. , pages 245{259, 1996.
URL : https://hal.archives-ouvertes.fr/inria-00073911

P. Feautrier, Fine-grain scheduling under resource constraints, Proceedings of the 7th International Workshop on Languages and Compilers for Parallel Computing, pp.1-15, 1994.
DOI : 10.1007/BFb0025867

S. Robert, G. L. Garrnkel, and . Nemhauser, Integer Programming, Series in Decision and Control, 1972.

C. H. Gebotys, Optimal scheduling and allocation of embedded VLSI chips, [1992] Proceedings 29th ACM/IEEE Design Automation Conference, pp.116-119, 1992.
DOI : 10.1109/DAC.1992.227851

C. H. Gebotys and M. I. Elmasry, A Global Optimization Approach for Architectural Synthesis, Proceedings of the IEEE International Conference on Computer-Aided Design, pp.258-261, 1990.

C. Hanen, Study of a NP-hard cyclic scheduling problem: The recurrent job-shop, International Workshop on Compiler for Parallel Computers. Ecole des Mines de Paris, 1990.
DOI : 10.1016/0377-2217(94)90332-8

D. Kaestner and M. Langenbach, Code Optimization by Integer Linear Programming, Lecture Notes in Computer Science, vol.1575, pp.122-136, 1999.
DOI : 10.1007/978-3-540-49051-7_9

M. Charles, G. , and R. Shamir, Interval Graphs, Interval Orders and the Consistency of Temporal Events, Proceedings of Theory of Computing and Systems (ISTCS'92), pp.32-42, 1992.

R. Sethi, Complete Register Allocation Problems, SIAM Journal on Computing, vol.4, issue.3, pp.226-248, 1975.
DOI : 10.1137/0204020

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

J. Silc, B. Bobic, and T. Ungerer, Processor Architecture: from Dataaow to Superscalar and Beyond, 1999.

M. Tokoro, E. Tamura, and T. Takizuka, Optimization of Microprograms, IEEE Transactions on Computers, vol.30, issue.7, pp.30491-504, 1981.
DOI : 10.1109/TC.1981.1675828

S. Touati, Optimal Register Saturation in Superscalar and VLIW Codes, Research Report, 2000.
URL : https://hal.archives-ouvertes.fr/inria-00072324

L. Zhang, SILP: Scheduling and Register Allocation with Integer Linear Programming, 1996.