A. David and . Berson, Unification of Register Allocation and Instruction Scheduling in Compilers for Fine-Grain Parallel Architecture, 1996.

S. Thomas and . Brasier, FRIGG: A New Approach to Combining Register Assignment and Instruction Scheduling, 1994.

D. De-werra, C. Eisenbeis, S. Lelait, and B. Marmol, On a graph-theoretical model for cyclic register allocation, Discrete Applied Mathematics, vol.93, issue.2-3, pp.191-203, 1999.
DOI : 10.1016/S0166-218X(99)00105-5

C. Eisenbeis, F. Gasperoni, and U. Schwiegelshohn, Allocating Registers in Multiple Instruction-Issuing Processors, Proceedings of the IFIP WG 10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT'95, pp.290-293, 1995.
URL : https://hal.archives-ouvertes.fr/inria-00074059

S. M. Freudenberger and J. C. Ruttenberg, Phase Ordering of Register Allocation and Instruction Scheduling, Code Generation ? Concepts, Tools, Techniques. Proceedings of the International Workshop on Code Generation, pp.146-172, 1992.
DOI : 10.1007/978-1-4471-3501-2_9

R. Govindarajan, H. Yang, C. Zhang, J. N. Amaral, and G. R. Gao, Minimum register instruction sequence problem: revisiting optimal code generation for DAGs, Proceedings 15th International Parallel and Distributed Processing Symposium. IPDPS 2001, pp.26-26, 2001.
DOI : 10.1109/IPDPS.2001.924962

W. Jalby and C. Lemuet, WBTK: A New Set of Microbenchmarks to Explore Memory System Performance, Los Alamos Computer Science Institute (LACSI) Symposium, 2002.

J. Janssen, Compilers Strategies for Transport Triggered Architectures, 2001.

D. Kaestner and M. Langenbach, Code Optimization by Integer Linear Programming, Lecture Notes in Computer Science, vol.1575, pp.122-136, 1999.
DOI : 10.1007/978-3-540-49051-7_9

W. M. Meleis, Dual-Issue Scheduling for Binary Trees with Spills and Pipelined Loads, SIAM Journal on Computing, vol.30, issue.6, pp.1921-1941, 2001.
DOI : 10.1137/S009753979834610X

C. Norris and L. L. Pollock, A Scheduler-Sensitive Global Register Allocator, IEEE Supercomputing 93 Proceedings, pp.804-813, 1993.

S. Schlomit and . Pinter, Register Allocation with Instruction Scheduling: A New Approach, SIGPLAN Notices, vol.28, issue.6, pp.248-257, 1993.

R. Silvera, J. Wang, G. R. Gao, and R. Govindarajan, A register pressure sensitive instruction scheduler for dynamic issue processors, Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques, pp.78-89, 1997.
DOI : 10.1109/PACT.1997.644005

S. Touati, Register Saturation in Superscalar and VLIW Codes, Proceedings of The International Conference on Compiler Construction, 2001.
DOI : 10.1007/3-540-45306-7_15
URL : https://hal.archives-ouvertes.fr/inria-00637277

S. Touati, Register Pressure in Instruction Level Parallelisme, 2002.
URL : https://hal.archives-ouvertes.fr/tel-00007405