Performance modeling for power consumption reduction on SCC

Bertrand Putigny 1, 2 Brice Goglin 2, 1 Denis Barthou 2, 1
1 RUNTIME - Efficient runtime systems for parallel architectures
Inria Bordeaux - Sud-Ouest, UB - Université de Bordeaux, CNRS - Centre National de la Recherche Scientifique : UMR5800
Abstract : As power is becoming one of the biggest challenge in high performance computing, we are proposing a performance model on the Single-chip Cloud Computer in order to predict both power consumption and runtime of regular codes. This model takes into account the frequency at which the cores of the SCC chip operate. Thus, we can predict the execution time and power needed to run the code for each available frequency. This allows to choose the best frequency to optimize several metrics such as power efficiency or minimizing power consumption, based on the needs of the application. Our model only needs some parameters that are code dependent. These parameters can be found through static code analysis. We validated our model by showing that it can predict performance and find the optimal frequency divisor to optimize energy efficiency on several dense linear algebra codes.
Document type :
Conference papers
Complete list of metadatas

Cited literature [12 references]  Display  Hide  Download

https://hal.inria.fr/hal-00649635
Contributor : Bertrand Putigny <>
Submitted on : Friday, March 1, 2013 - 9:44:48 AM
Last modification on : Wednesday, May 15, 2019 - 5:24:09 PM
Long-term archiving on : Sunday, June 2, 2013 - 2:20:11 AM

File

Performance_modeling_for_power...
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00649635, version 1

Citation

Bertrand Putigny, Brice Goglin, Denis Barthou. Performance modeling for power consumption reduction on SCC. 4th Many-core Applications Research Community (MARC) Symposium, Dec 2011, Potsdam, Germany. ⟨hal-00649635⟩

Share

Metrics

Record views

426

Files downloads

364