A design methodology for specification and performances evaluation of Network On Chip - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

A design methodology for specification and performances evaluation of Network On Chip

(1) , (1) , (2)
1
2

Domains

Computer Science [cs] Hardware Architecture [cs.AR]

Sébastien Pillement  : Connect in order to contact the contributor

https://hal.inria.fr/hal-00650595

Submitted on : Sunday, December 11, 2011-11:41:05 AM

Last modification on : Thursday, January 20, 2022-5:33:23 PM

Not file

Dates and versions

hal-00650595 , version 1 (11-12-2011)

Identifiers

  • HAL Id : hal-00650595 , version 1

Cite

Djamel Adrouche, Rabah Sadoun, Sébastien Pillement. A design methodology for specification and performances evaluation of Network On Chip. IEEE International Workshop on Reliability Aware System Design and Test, 2011, Chennai, India. ⟨hal-00650595⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

INSTITUT-TELECOM EC-PARIS UNIV-RENNES1 CNRS INRIA INSA-RENNES IRISA IRISA-D3 INRIA2 UR1-MATH-STIC UR1-UFR-ISTIC UNIV-RENNES UR1-MATH-NUM
356 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More