A design methodology for specification and performances evaluation of Network On Chip - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

A design methodology for specification and performances evaluation of Network On Chip

(1) , (1) , (2)
1
2
Not file

Dates and versions

hal-00650595 , version 1 (11-12-2011)

Identifiers

  • HAL Id : hal-00650595 , version 1

Cite

Djamel Adrouche, Rabah Sadoun, Sébastien Pillement. A design methodology for specification and performances evaluation of Network On Chip. IEEE International Workshop on Reliability Aware System Design and Test, 2011, Chennai, India. ⟨hal-00650595⟩
356 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More