FPGA modeling for SoC design exploration - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

FPGA modeling for SoC design exploration

(1) , (2) , (3) , (3) , (4) , (5)
1
2
3
4
5

Domains

Computer Science [cs] Embedded Systems Computer Science [cs] Hardware Architecture [cs.AR]

Daniel Chillet  : Connect in order to contact the contributor

https://hal.inria.fr/hal-00650630

Submitted on : Sunday, December 11, 2011-9:14:29 PM

Last modification on : Thursday, January 26, 2023-4:00:17 AM

Not file

Dates and versions

hal-00650630 , version 1 (11-12-2011)

Identifiers

  • HAL Id : hal-00650630 , version 1

Cite

Dominique Blouin, Eric Senn, Robin Bonamy, Daniel Chillet, Sebastien Bilavarn, et al.. FPGA modeling for SoC design exploration. HEART (International Workshop on Highly-Efficient Accelerators and Reconfigurable Technologies, Imperial college, Jun 2011, London, United Kingdom. ⟨hal-00650630⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

UNIV-BREST INSTITUT-TELECOM EC-PARIS UNIV-RENNES1 CNRS INRIA INSA-RENNES IRISA UBS LAB-STICC_UBS ENIB LAB-STICC_ENIB LAB-STICC IRISA-D3 INRIA2 UR1-MATH-STIC UR1-UFR-ISTIC UNIV-COTEDAZUR UNIV-RENNES ANR UR1-MATH-NUM
310 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More