Real-time scheduling on heterogeneous system-on-chip architectures using an optimised artificial neural network

Daniel Chillet 1 Antoine Eiche 1 Sébastien Pillement 1 Olivier Sentieys 1
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Keywords : Artificial neural network Heterogeneous multi-processor architecture Hopfield model Inhibitor neurons Task scheduling
Document type :
Journal articles
Complete list of metadatas
https://hal.inria.fr/hal-00650650
Contributor : Daniel Chillet <>
Submitted on : Sunday, December 11, 2011 - 10:06:07 PM
Last modification on : Friday, April 12, 2019 - 3:20:08 PM

Identifiers

Collections

CNRS | INRIA | UNIV-RENNES1 | IRISA | IETR | IRISA-D3 | INSTITUT-TELECOM | UR1-UFR-ISTIC | UNIV-RENNES

Citation

Daniel Chillet, Antoine Eiche, Sébastien Pillement, Olivier Sentieys. Real-time scheduling on heterogeneous system-on-chip architectures using an optimised artificial neural network. Journal of Systems Architecture, Elsevier, 2011, 57, pp.340-353. ⟨10.1016/j.sysarc.2011.01.004⟩. ⟨hal-00650650⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

1604

 

 

Contact

archive-ouverte@inria.fr