S. Chattopadhyay and A. Roychoudhury, Unified Cache Modeling for WCET Analysis and Layout Optimizations, 2009 30th IEEE Real-Time Systems Symposium, 2009.
DOI : 10.1109/RTSS.2009.20

C. Ferdinand and R. Wilhelm, Efficient and precise cache behavior prediction for real-timesystems. Real-Time Syst, pp.131-181, 1999.

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The mälardalen WCET benchmarks -past, present and future, Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis, 2010.

D. Hardy, T. Piquet, and I. Puaut, Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches, Proceedings of the 30th Real-Time Systems Symposium, pp.68-77, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00380298

D. Hardy and I. Puaut, WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches, 2008 Real-Time Systems Symposium, pp.456-466, 2008.
DOI : 10.1109/RTSS.2008.10

N. Holsti, T. Lngbacka, and S. Saarinen, Using a worst-case execution time tool for real-time verification of the debie software, Proceedings of the DASIA 2000 (Data Systems in Aerospace) Conference, pp.92-9092, 2000.

K. Jeffay, D. Stanat, and C. Martel, On non-preemptive scheduling of period and sporadic tasks, [1991] Proceedings Twelfth Real-Time Systems Symposium, pp.129-139, 1991.
DOI : 10.1109/REAL.1991.160366

D. Kirk, SMART (strategic memory allocation for real-time) cache design, [1989] Proceedings. Real-Time Systems Symposium, pp.229-237, 1989.
DOI : 10.1109/REAL.1989.63574

B. Lesage, D. Hardy, and I. Puaut, WCET analysis of multi-level set-associative data caches, 9th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis Schloss Dagstuhl -Leibniz-Zentrum fuer Informatik, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00531218

X. Li, A. Roychoudhury, and T. Mitra, Modeling out-of-order processors for WCET analysis. Real-Time Syst, pp.195-227, 2006.

Y. Li, V. Suhendra, T. Mitra, and A. Roychoudhury, Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores, 2009 30th IEEE Real-Time Systems Symposium, 2009.
DOI : 10.1109/RTSS.2009.32

F. Mueller, Compiler support for software-based cache partitioning, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, LCTES '95, pp.125-133, 1995.

F. Nemer, H. Cass, P. Sainrat, J. Bahsoun, and M. D. Michiel, PapaBench : A Free Real-Time Benchmark, International Workshop on Worst-Case Execution Time Analysis (WCET)

M. Paolieri, E. Qui-andones, F. Cazorla, R. Davis, and M. Valero, Ia3: An interference aware allocation algorithm for multicore hard real-time systems, Real-Time and Embedded Technology and Applications Symposium (RTAS), pp.17-280, 2011.

J. Reineke, D. Grund, C. Berg, and R. Wilhelm, Timing predictability of cache replacement policies. Real-Time Syst, pp.99-122, 2007.

V. Suhendra and T. Mitra, Exploring locking & partitioning for predictable shared caches on multi-cores, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.300-303, 2008.
DOI : 10.1145/1391469.1391545

Y. Tan, A prioritized cache for multi-tasking real-time systems, Proceedings of the 11th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI?03), pp.168-175, 2003.

H. Theiling, C. Ferdinand, and R. Wilhelm, Fast and precise WCET prediction by separated cache and path analyses, pp.157-179, 2000.

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem???overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, pp.1-36, 2008.
DOI : 10.1145/1347375.1347389

A. Wolfe, Software-based cache partitioning for real-time applications (a) Performances of non-critical tasks under different configurations, at frequency 1x. (b) Performances of non-critical tasks under different configurations, at frequency 2x. (c) Performances of non-critical tasks under different configurations, J. Comput. Softw. Eng, vol.2, pp.315-327, 1994.