CLASSY: a Clock Analysis System for Rapid Prototyping of Embedded Applications on MPSoCs

Xin An 1 Sarra Boumedien 2 Abdoulaye Gamatié 2 Eric Rutten 1
1 SARDES - System architecture for reflective distributed computing environments
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
2 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : This paper presents an abstract clock-based reasoning for the rapid prototyping of embedded applications executed on multiprocessor systems-on-chip (MPSoCs). In this framework, a synchronous multi-clock modeling of application behaviors is considered. The scheduling of these applications on execution platforms composed of processors operating at various frequencies is described and analyzed with the proposed clock modeling. As in the static scheduling of synchronous dataflows (SDFs), requirements for admissible schedules are investigated, which come not only from expected application behavior, but also from execution platform properties. An algorithm is proposed to construct admissible schedules respecting the identified requirements. It is then adapted to support the synthesis of admissible schedules for adaptive system behaviors including, e.g., dynamic frequency changing or task migration. The modeling, analysis and algorithms presented in this paper have been implemented in a prototype tool named CLASSY (standing for CLock AnalySis SYstem), providing also a way to visualize design results. The proposed approach provides a fast and cost-effective means to define correct-by-construction systems and simplify the design space exploration of complex embedded systems.
Liste complète des métadonnées

Cited literature [4 references]  Display  Hide  Download

https://hal.inria.fr/hal-00683822
Contributor : Abdoulaye Gamatié <>
Submitted on : Thursday, March 29, 2012 - 10:49:52 PM
Last modification on : Friday, February 22, 2019 - 1:30:36 AM
Document(s) archivé(s) le : Monday, November 26, 2012 - 12:26:10 PM

File

RR-7918.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00683822, version 1

Collections

Citation

Xin An, Sarra Boumedien, Abdoulaye Gamatié, Eric Rutten. CLASSY: a Clock Analysis System for Rapid Prototyping of Embedded Applications on MPSoCs. [Research Report] RR-7918, INRIA. 2012, pp.23. 〈hal-00683822〉

Share

Metrics

Record views

512

Files downloads

171