A. Alfalou and C. Brosseau, Optical image compression and encryption methods, Advances in Optics and Photonics, vol.1, issue.3, pp.589-636, 2009.
DOI : 10.1364/AOP.1.000589
URL : https://hal.archives-ouvertes.fr/hal-00516980

A. Alfalou and C. Brosseau, Exploiting root-mean-square time-frequency structure for multiple-image optical compression and encryption, Optics Letters, vol.35, issue.11, pp.1914-1916, 2010.
DOI : 10.1364/OL.35.001914
URL : https://hal.archives-ouvertes.fr/hal-00802355

A. Alkholidi, A. Alfalou, and H. Hamam, A new approach for optical colored image compression using the JPEG standards, Signal Processing, vol.87, issue.4, pp.5699-583, 2007.
DOI : 10.1016/j.sigpro.2006.06.011

M. Jridi and A. Alfalou, A VLSI implementation of a new simultaneous images compression and encryption method, 2010 IEEE International Conference on Imaging Systems and Techniques, pp.75-79, 2010.
DOI : 10.1109/IST.2010.5548546
URL : https://hal.archives-ouvertes.fr/hal-00516792

E. Yang and L. Wang, Joint Optimization of Run-Length Coding, Huffman Coding, and Quantization Table With Complete Baseline JPEG Decoder Compatibility, IEEE Transactions on Image Processing, vol.18, issue.1, pp.63-74, 2009.
DOI : 10.1109/TIP.2008.2007609

M. Jridi, A. Alfalou, and P. K. Meher, Adaptation of Canonical Signed Digit and Common Subexpression Elimination Techniques for 2D-DCT-Based Image Compression, IEEE Trans. Circuit and Syst

I. and I. Dis, Coding of audio visual objects: part 2. visual, ISO/IEC 14496-2 (MPEG-4 Part2), pp.918-919, 1999.

W. A. Chen, C. Harrison, and S. C. Fralick, A fast computational algorithm for the discrete cosine transform, IEEE Trans. Commun., COM-25, pp.1004-1011, 1977.

B. Lee, A new algorithm to compute the discrete cosine transform, IEEE Trans. Acoust. Speech Signal Process, issue.32, pp.1243-1245, 1984.

M. Vitterli and H. Nussbaumer, Simple FFT and DCT algorithms with reduced number of operations, Signal Processing, vol.6, issue.4, pp.264-278, 1984.
DOI : 10.1016/0165-1684(84)90059-8

N. Suehiro, M. Hatori, and M. , Fast algorithms for the DFT and other sinusoidal transforms, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.34, issue.3, pp.34-642, 1986.
DOI : 10.1109/TASSP.1986.1164854

H. Hou, A fast recursive algorithm for computing the discrete cosine transform, IEEE Trans. Acoust. Speech Signal Process, issue.35, pp.1455-1461, 1987.

C. Loeffler, A. Lightenberg, and G. S. Moschytz, Practical fast 1-D DCT algorithms with 11 multiplications, International Conference on Acoustics, Speech, and Signal Processing,, pp.988-991, 1989.
DOI : 10.1109/ICASSP.1989.266596

P. Duhamel and H. H-'mida, New 2 n DCT algorithm suitable for VLSI implementation, IEEE ICAPSS, pp.1805-1808, 1987.
DOI : 10.1109/icassp.1987.1169491

D. Slawecki and W. Li, DCT/IDCT processor design for high data rate image coding, IEEE Transactions on Circuits and Systems for Video Technology, vol.2, issue.2, pp.135-146, 1992.
DOI : 10.1109/76.143413

S. A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review, IEEE ASSP Magazine, vol.6, issue.3, pp.4-19, 1989.
DOI : 10.1109/53.29648

A. Madisetti and A. N. Willson, A 100 MHz 2-D 8??8 DCT/IDCT processor for HDTV applications, IEEE Transactions on Circuits and Systems for Video Technology, vol.5, issue.2, pp.158-165, 1995.
DOI : 10.1109/76.388064

S. Yu and E. E. Swartzlander, DCT implementation with distributed arithmetic, IEEE Trans. Computers, vol.50, issue.9, pp.985-991, 2001.

D. W. Kim, T. W. Kwon, J. M. Seo, J. K. Yu, S. K. Lee et al., A compatible DCT/IDCT architecture using hardwired distributed arithmetic, IEEE Int. Symp. Circuit Syst, vol.2, pp.457-460, 2001.

A. Shams, W. Pan, A. Chidanandan, and M. Bayoumi, A low power high performance distributed DCT architecture, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002, pp.21-27, 2002.
DOI : 10.1109/ISVLSI.2002.1016869

P. K. Meher, Unified Systolic-Like Architecture for DCT and DST Using Distributed Arithmetic, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.53, issue.12, pp.2656-2663, 2006.
DOI : 10.1109/TCSI.2006.885978

M. Alam, W. Badawy, and G. Julien, A new time distributed DCT architecture for MPEG-4 hardware reference model, IEEE Transactions on Circuits and Systems for Video Technology, vol.15, issue.5, pp.726-730, 2005.
DOI : 10.1109/TCSVT.2005.846429

P. K. Meher, LUT Optimization for Memory-Based Computation, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.57, issue.4, pp.285-289, 2010.
DOI : 10.1109/TCSII.2010.2043467

S. Yu and E. E. Swartzlander, A scaled DCT architecture with the CORDIC algorithm, IEEE Trans. Signal Process, vol.50, issue.1, pp.160-167, 2002.

C. C. Sun, S. J. Ruan, B. Heyne, and J. Goetze, Low-power and high-quality Cordic-based Loeffler DCT for signal processing, IET Circuits, Devices & Systems, vol.1, issue.6, pp.453-461, 2007.
DOI : 10.1049/iet-cds:20060289

M. Jridi and A. Alfalou, Direct digital frequency synthesizer with CORDIC algorithm and Taylor series approximation for digital receivers, European Journal of Scientific Research, vol.30, issue.4, pp.542-553, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00516790

T. Xanthopoulos and A. P. Chandrakasan, A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization, IEEE Journal of Solid-State Circuits, vol.35, issue.5, pp.740-750, 2000.
DOI : 10.1109/4.841502

J. Huang and J. Lee, A Self-Reconfigurable Platform for Scalable DCT Computation Using Compressed Partial Bitstreams and BlockRAM Prefetching, 2009 IEEE Computer Society Annual Symposium on VLSI, pp.1623-1632, 2009.
DOI : 10.1109/ISVLSI.2009.29

J. Huang and J. Lee, Efficient VLSI architecture for video transcoding, IEEE Transactions on Consumer Electronics, vol.55, issue.3, pp.1462-1470, 2009.
DOI : 10.1109/TCE.2009.5278014

C. L. Hsu and D. H. Cheng, Reduction of discrete cosine transform/quantisation/inverse quantisation/inverse discrete cosine transform computational complexity in H.264 video encoding by using an efficient prediction algorithm, IET Image Processing, vol.3, issue.4, pp.177-187, 2009.
DOI : 10.1049/iet-ipr.2008.0213

M. Jridi and A. Alfalou, A low-power, high-speed DCT architecture for image compression: Principle and implementation, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, pp.304-309, 2010.
DOI : 10.1109/VLSISOC.2010.5642678
URL : https://hal.archives-ouvertes.fr/hal-00518068

A. Avizienis, Signed-Digit Number Representations for Fast Parallel Arithmetic, IRE Transaction on Electron. Computer, issue.10, pp.389-400, 1961.
DOI : 10.1109/tec.1961.5219227

R. Seegal, The canonical signed digit code structure for FIR filters, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.28, issue.5, pp.590-592, 1980.
DOI : 10.1109/TASSP.1980.1163450

R. I. Hartley, Subexpression sharing in filters using canonic signed digit multipliers, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.43, issue.10, pp.677-688, 1996.
DOI : 10.1109/82.539000

C. Y. Pai, W. E. Lynch, and A. J. Al-khalili, Low-Power data-dependant 8x8 DCT/IDCT for video compression, Proc. Vision Image Signal Process, pp.245-254, 2003.
DOI : 10.1049/ip-vis:20030564

M. Matsui, H. Hara, K. Seta, Y. Uetani, L. S. Klim et al., MHz video compression macrocelles using low-swing differential logic, Proceedings of ISSCC, pp.200-76, 1994.
DOI : 10.1109/isscc.1994.344720

B. Kim and S. G. Ziavras, Low-power multiplierless DCT for image, IEEE Int. Symp. on Cons. Electronics (ISCE2009), pp.133-136, 2009.

H. S. Song and N. I. Cho, DCT-Based Embedded Image Compression With a New Coefficient Sorting Method, IEEE Signal Processing Letters, vol.16, issue.5, pp.410-413, 2009.
DOI : 10.1109/LSP.2009.2016010