Unified power format 1.0, 1801. ,
Common Power Format Specification 2.0, Silicon Integration Initiative, 2012. ,
MARTE profile extension for modeling dynamic power management of embedded systems, Journal of Systems Architecture, vol.58, issue.5, 2011. ,
DOI : 10.1016/j.sysarc.2011.01.003
UML-Based Analysis of Power Consumption for Real-Time Embedded Systems, 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications, pp.1196-1201, 2011. ,
DOI : 10.1109/TrustCom.2011.161
Leakage in CMOS Circuits ??? An Introduction, Lecture Notes in Computer Science, vol.3254, pp.17-35, 2004. ,
DOI : 10.1007/978-3-540-30205-6_5
Power dissipation, " in Low-Power Variation- Tolerant Design in Nanometer Silicon, pp.41-80, 2010. ,
Enabling power-efficient DVFS operations on silicon Circuits and Systems Magazine, IEEE, vol.10, issue.1, pp.14-30, 2010. ,
Poweraware multicore SoC and NoC design, Multiprocessor System, pp.167-193, 2011. ,
Power reduction using high-level clock-gating, " in Low Power Design with High- Level Power Estimation and Power-Aware Synthesis, pp.119-129, 2012. ,
The Time Model of Logical Clocks Available in the OMG MARTE Profile, pp.201-227, 2010. ,
DOI : 10.1007/978-1-4419-6400-7_7
VHDL observers for clock constraint checking, International Symposium on Industrial Embedded System (SIES), 2010. ,
DOI : 10.1109/SIES.2010.5551372