D. Ménard, D. Chillet, F. Charot, and O. Sentieys, Automatic floatingpoint to fixed-point conversion for DSP code generation, Proceedings of the 2002 international conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pp.270-276, 2002.

A. Mitra, M. Chakraborty, and H. Sakai, A block floating-point treatment to the LMS algorithm: efficient realization and a roundoff error analysis, IEEE Transactions on Signal Processing, vol.53, issue.12, pp.4536-4544, 2005.
DOI : 10.1109/TSP.2005.859342

C. Jeannerod and G. Revy, FLIP 1.0: a fast floating-point library for integer processors, 2009.

J. Hauser, The SoftFloat and TestFloat Packages

G. Revy, Implementation of binary floating-point arithmetic on embedded integer processors: polynomial evaluation-based algorithms and certified code generation, 2009.
URL : https://hal.archives-ouvertes.fr/tel-00469661

C. Bertin, C. Jeannerod, J. Jourdan-lu, H. Knochel, C. Monat et al., Techniques and tools for implementing IEEE 754 floating-point arithmetic on VLIW integer processors, Proceedings of PASCO'10, pp.1-9, 2010.
URL : https://hal.archives-ouvertes.fr/ensl-00549467

H. Saleh, J. Earl, and E. Swartzlander, A floating-point fused addsubtract unit, 51st Midwest Symposium on Circuits and Systems, pp.519-522, 2008.

H. H. Saleh, J. Earl, and E. Swartzlander, A floating-point fused dotproduct unit, IEEE International Conference on Computer Design, pp.427-431, 2008.

H. H. Saleh, Fused floating-point arithmetic for DSP, 2009.

E. E. Swartzlander, H. H. Saleh, ´. A. Vázquez, and J. D. Bruguera, FFT Implementation with Fused Floating-Point Operations, Proceedings of the 20th IEEE Symposium on Computer Arithmetic (ARITH-20), pp.284-288, 2011.
DOI : 10.1109/TC.2010.271

F. De-dinechin and B. Pasca, Designing Custom Arithmetic Data Paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011.
DOI : 10.1109/MDT.2011.44
URL : https://hal.archives-ouvertes.fr/ensl-00646282

M. Cornea, J. Harrison, and P. T. Tang, Scientific Computing on Itanium R -based Systems, 2002.

P. Markstein, Accelerating sine and cosine evaluation with compiler assistance, 16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings., pp.137-140, 2003.
DOI : 10.1109/ARITH.2003.1207671

C. Jeannerod and G. Revy, Optimizing correctly-rounded reciprocal square roots for embedded VLIW cores, 2009 Conference Record of the Forty-Third Asilomar Conference on Signals, Systems and Computers, 2009.
DOI : 10.1109/ACSSC.2009.5469948
URL : https://hal.archives-ouvertes.fr/ensl-00391185

W. Kahan, Lecture notes on the status of IEEE Standard 754 for binary floating-point arithmetic, 1996.

N. J. Higham, Accuracy and Stability of Numerical Algorithms, 2002.
DOI : 10.1137/1.9780898718027

C. Jeannerod and J. , Simultaneous Floating-Point Sine and Cosine for VLIW Integer Processors, 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors, 2012.
DOI : 10.1109/ASAP.2012.12
URL : https://hal.archives-ouvertes.fr/hal-00672327

C. G. Lee, UTDSP Benchmark Suite