Skip to Main content Skip to Navigation
Conference papers

A software reconfigurable multi-networks simulator using a custom associative chip

Abstract : A special-purpose simulator is described. It has been designed to try various interconnection schemes between several similar associative chips, in order to assess hierarchical assemblies of neural networks. These chips are digital feedback networks with 64 fully interconnected binary neurons, capable of on-chip learning and automatic detection of spurious attractors. This simulator is based on the MCP development board. Each such board can house four associative chips. The simulator is designed to transparently address chips not only inside the machine in which it resides, but also chips in other machines. All the virtual interconnections between chips are made at the neuron level, which means that the individual components of binary vectors processed by each chip can be routed to the input or from the output of any other chip. Simulator scheduling allows sequentiality in information processing
Document type :
Conference papers
Complete list of metadata

https://hal.inria.fr/hal-00700096
Contributor : Jean-Dominique Gascuel <>
Submitted on : Tuesday, May 22, 2012 - 12:27:10 PM
Last modification on : Thursday, March 5, 2020 - 6:18:26 PM

Identifiers

Collections

Citation

J.-D. Gascuel, E. Delaunay, L. Montoliu, B. Moobed, M. Weinfeld. A software reconfigurable multi-networks simulator using a custom associative chip. Neural Networks, 1992. IJCNN., International Joint Conference on, Jun 1992, Baltimore, United States. pp.13 -18, ⟨10.1109/IJCNN.1992.226991⟩. ⟨hal-00700096⟩

Share

Metrics

Record views

336