| HAL-Inria | Publications, software ... of Inria's scientists |
Conference papers
Parallelism Reduction Based on Pattern Substitution in Dataflow Oriented Programming Languages
Abstract : In this paper, we present a compiler extension for applications targeting high performance embedded systems. It analyzes the graph of a dataflow application in order to adapt its parallelism degree. Our approach consists in the detection and the substitution of built-in patterns in the dataflow. Modifications applied on the graph do not alter the semantic of the application. A parallelism reduction engine is also described to perform an exhaustive search of the best reduction. Our proposition has been implemented within an industry-grade compiler for the Sigma-C dataflow language. It shows that for dataflow applications, the parallelism reduction extension helps the user focus on the algorithm by hiding all parallelism tuning considerations. Experimentations demonstrate the accuracy and the performance of the reduction engine for both synthetic and real applications.
Cited literature [20 references]
https://hal.inria.fr/hal-00706943
Contributor : Loïc Cudennec <>
Submitted on : Wednesday, June 13, 2012 - 2:01:37 PM
Last modification on : Monday, February 10, 2020 - 6:13:58 PM
Document(s) archivé(s) le : Friday, September 14, 2012 - 2:20:29 AM
Contributor : Loïc Cudennec <>
Submitted on : Wednesday, June 13, 2012 - 2:01:37 PM
Last modification on : Monday, February 10, 2020 - 6:13:58 PM
Document(s) archivé(s) le : Friday, September 14, 2012 - 2:20:29 AM
File
cudsir_iccs2012.pdf
Files produced by the author(s)