K. Lee, S. Evans, and S. Cho, Accurately approximating superscalar processor performance from traces, 2009 IEEE International Symposium on Performance Analysis of Systems and Software, 2009.
DOI : 10.1109/ISPASS.2009.4919655

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.218.794

T. Austin, E. Larson, and D. Ernst, SimpleScalar: an infrastructure for computer system modeling, Computer, vol.35, issue.2, pp.59-67, 2002.
DOI : 10.1109/2.982917

G. Loh, S. Subramaniam, and Y. Xie, Zesto: A cycle-level simulator for highly detailed microarchitecture exploration, 2009 IEEE International Symposium on Performance Analysis of Systems and Software, 2009.
DOI : 10.1109/ISPASS.2009.4919638

G. Loh, A time-stamping algorithm for efficient performance estimation of superscalar processors, Proc. of the ACM SIGMETRICS Int. Conf. on Measurement and Modeling of Computer Systems, 2001.

M. Durbhakula, V. S. Pai, and S. Adve, Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors, Proceedings Fifth International Symposium on High-Performance Computer Architecture, 1999.
DOI : 10.1109/HPCA.1999.744317

D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, Analytic evaluation of shared-memory systems with ILP processors, Proc. of the 25th Int. Symp. on Computer Architecture, 1998.
DOI : 10.1145/279361.279408

B. A. Fields, R. Bodik, M. D. Hill, and C. J. Newburn, Using interaction costs for microarchitectural bottleneck analysis, 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449), 2003.
DOI : 10.1109/MICRO.2003.1253198

T. S. Karkhanis and J. E. Smith, A first-order superscalar processor model, Proc. of the 31st Int. Symp. on Computer Architecture, 2004.
DOI : 10.1109/isca.2004.1310786

S. Eyerman, J. E. Smith, and L. Eeckhout, Characterizing the branch misprediction penalty, 2006 IEEE International Symposium on Performance Analysis of Systems and Software, 2011.
DOI : 10.1109/ISPASS.2006.1620789

X. E. Chen, T. M. Aamodt, S. Eyerman, L. Eeckhout, T. Karkhanis et al., Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs A mechanistic performance model for superscalar out-of-order processors, Proc. of the 41st Int. Symp. on Microarchitecture, 2008.

D. Genbrugge, S. Eyerman, and L. Eeckhout, Interval simulation: Raising the level of abstraction in architectural simulation, HPCA, 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, 2010.
DOI : 10.1109/HPCA.2010.5416636

F. Ryckbosch, S. Polfliet, and L. Eeckhout, Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware, IEEE Micro, vol.30, issue.6, pp.46-56, 2010.
DOI : 10.1109/MM.2010.95

K. Lee and S. Cho, In-N-Out: Reproducing Out-of-Order Superscalar Processor Behavior from Reduced In-Order Traces, 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems, 2011.
DOI : 10.1109/MASCOTS.2011.16

S. Kanaujia, I. E. Papazian, J. Chamberlain, and J. Baxter, FastMP : a multi-core simulation methodology, Workshop on Modeling, Benchmarking and Simulation, 2006.

Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron, CMP Design Space Exploration Subject to Physical Constraints, The Twelfth International Symposium on High-Performance Computer Architecture, 2006., 2006.
DOI : 10.1109/HPCA.2006.1598109

J. Moses, R. Illikkal, R. Iyer, R. Huggahalli, and D. Newell, ASPEN: towards effective simulation of threads & engines in evolving platforms, The IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, 2004. (MASCOTS 2004). Proceedings., 2004.
DOI : 10.1109/MASCOT.2004.1348181

S. Cho, S. Demetriades, S. Evans, L. Jin, H. Lee et al., TPTS: A Novel Framework for Very Fast Manycore Processor Architecture Simulation, 2008 37th International Conference on Parallel Processing, 2008.
DOI : 10.1109/ICPP.2008.7

L. Zhao, R. Iyer, J. Moses, R. Illikkal, S. Makineni et al., Exploring Large-Scale CMP Architectures Using ManySim, IEEE Micro, vol.27, issue.4, pp.21-33, 2007.
DOI : 10.1109/MM.2007.66

S. R. Goldschmidt and J. L. Hennessy, The accuracy of trace-driven simulations of multiprocessors, Proc. of the ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, 1993.

A. Rico, A. Duran, F. Cabarcas, Y. Etsion, A. Ramirez et al., Trace-driven simulation of multithreaded applications, (IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2011.
DOI : 10.1109/ISPASS.2011.5762718

B. Fields, S. Rubin, and R. Bodik, Focusing processor policies via critical-path prediction, Proc. of the 28th Int. Symp. on Computer Architecture, 2001.
DOI : 10.1145/384285.379253

URL : http://cadal.cse.nsysu.edu.tw/seminar/seminar_file/2002/10/Focusing processor policies via critical-path prediction.pdf