Co-Designed Cache Coherency Architecture for Embedded Multicore Systems

Abstract : One of the key challenges in chip multi-processing is to provide a programming model that manages cache coherency in a transparent and efficient way. A large number of applications designed for embedded systems are known to read and write data following memory access patterns. Memory access patterns can be used to optimize cache consistency by prefetching data and reducing the number of memory transactions. In this paper, we present the round-robin method applied to baseline coherency protocol and initial analysis of one hybrid protocol that performs speculative requests when access patterns are detected. We also propose to manage patterns through a dedicated hardware component attached to each core of the processor.
Liste complète des métadonnées

Cited literature [11 references]  Display  Hide  Download

https://hal.inria.fr/hal-00712127
Contributor : Loïc Cudennec <>
Submitted on : Tuesday, June 26, 2012 - 2:58:29 PM
Last modification on : Thursday, February 7, 2019 - 4:01:45 PM
Document(s) archivé(s) le : Thursday, September 27, 2012 - 2:41:36 AM

File

IPSoC2011_marandola_cudennec.p...
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00712127, version 1

Collections

CEA | DRT | LIST

Citation

Jussara Marandola, Loïc Cudennec. Co-Designed Cache Coherency Architecture for Embedded Multicore Systems. IP-Embedded System Conference and Exhibition, Dec 2011, Grenoble, France. ⟨hal-00712127⟩

Share

Metrics

Record views

132

Files downloads

171