Enhancing Cache Coherent Architectures with Access Patterns for Embedded Manycore Systems

Abstract : One of the key challenges in advanced micro-architecture is to provide high performance hardware-components that work as application accelerators. In this paper, we present a Cache Coherent Architecture that optimizes memory accesses to patterns using both a hardware component and specialized instructions. The high performance hardware-component in our context is aimed at CMP (Chip Multi-Processing) and MPSoC (Multiprocessor System-on-Chip). A large number of applications targeted at embedded systems are known to read and write data in memory following regular memory access patterns. In our approach, memory access patterns are fed to a specific hardware accelerator that can be used to optimize cache consistency mechanisms by prefetching data and reducing the number of transactions. In this paper, we propose to analyze this component and its associated protocol that enhance a cache coherent system to perform speculative requests when access patterns are detected. The main contributions are the description of the system architecture providing the high-level overview of a specialized hardware component and the associated transaction message model. We also provided a first evaluation of our proposal, using code instrumentation of a parallel application.
Type de document :
Communication dans un congrès
International Symposium on System-on-Chip 2012 (SoC 2012), Oct 2012, Tampere, Finland. IEEE, 2012
Liste complète des métadonnées

Littérature citée [13 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-00741947
Contributeur : Loïc Cudennec <>
Soumis le : lundi 15 octobre 2012 - 15:28:33
Dernière modification le : lundi 24 septembre 2018 - 11:34:02
Document(s) archivé(s) le : mercredi 16 janvier 2013 - 03:39:16

Fichier

SoC_2012.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-00741947, version 1

Collections

CEA | DRT | LIST

Citation

Jussara Marandola, Stéphane Louise, Loïc Cudennec, Jean-Thomas Acquaviva, David Bader. Enhancing Cache Coherent Architectures with Access Patterns for Embedded Manycore Systems. International Symposium on System-on-Chip 2012 (SoC 2012), Oct 2012, Tampere, Finland. IEEE, 2012. 〈hal-00741947〉

Partager

Métriques

Consultations de la notice

302

Téléchargements de fichiers

177