P. Manet, An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications, EURASIP Journal on Embedded Systems, vol.2005, issue.55, 2008.
DOI : 10.1109/JSSC.2007.909344

K. Compton and S. Hack, Reconfiguration Management, 2008.
DOI : 10.1016/B978-012370522-8.50008-X

A. Donlin, Applications, Design Tools and Low Power Issues in FPGA Reconfiguration, pp.513-541, 2007.
DOI : 10.1007/978-1-4020-5869-1_22

I. Standard and . Ip-xact, Standard structure for packaging, integrating, and reusing IP within tools flows, IEEE Std, pp.1-360, 1685.

W. Kruijtzer, Industrial IP integration flows based on IP-XACT standards, 2008 Design, Automation and Test in Europe, pp.32-37, 2008.
DOI : 10.1109/DATE.2008.4484656

C. Lennard, Industrially proving the SPIRIT consortium specifications for design chain integration, DATE'06, pp.1-6, 2006.

J. Dekeyser, P. Boulet, P. Marquet, and S. Meftali, Model Driven Engineering for SoC co-design, The 3rd International IEEE-NEWCAS Conference, 2005., pp.19-22, 2005.
DOI : 10.1109/NEWCAS.2005.1496724
URL : https://hal.archives-ouvertes.fr/inria-00565172

S. Taha, A. Radermacher, S. Gérard, and J. Dekeyser, MARTE: UML-based hardware design from modelling to simulation, 2007.

S. Taha, S. Gerard, and J. Dekeyser, An Open Framework for Detailed Hardware Modeling, 2007 International Symposium on Industrial Embedded Systems, pp.118-125, 2007.
DOI : 10.1109/SIES.2007.4297325

A. Koudri, Using MARTE in the MOPCOM SoC/SoPC CoMethodology, p.8, 2008.

J. Vidal, D. Lamotte, F. Gogniat, and G. , A co-design approach for embedded system modeling and code generation with UML and MARTE, 2009 Design, Automation & Test in Europe Conference & Exhibition, 2009.
DOI : 10.1109/DATE.2009.5090662
URL : https://hal.archives-ouvertes.fr/hal-00369036

J. Vidal, F. De-lamotte, G. Gogniat, J. Diguet, and P. Soulard, IP reuse in an MDA MPSoPC co-design approach, 2009 International Conference on Microelectronics, ICM, pp.256-259, 2009.
DOI : 10.1109/ICM.2009.5418638
URL : https://hal.archives-ouvertes.fr/hal-00454761

I. Quadri, A. Muller, S. Meftali, and J. Dekeyser, MARTE based design flow for partially reconfigurable systems-on-chips, 17th IFIP/IEEE international conference on very large scale integration, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00486846

I. Quadri, S. Meftali, and J. Dekeyser, Designing dynamically reconfigurable SoCs: From UML MARTE models to automatic code generation, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp.26-28, 2010.
DOI : 10.1109/DASIP.2010.5706248
URL : https://hal.archives-ouvertes.fr/inria-00525003

I. Quadri, MARTE based model driven design methodology for targeting dynamically reconfigurable FPGA based SoCs, PhD Dissertation, 2011.
URL : https://hal.archives-ouvertes.fr/tel-00486483

S. Revol, S. Taha, F. Terrier, A. Clouard, S. Gérard et al., Unifying HW Analysis and SoC Design Flows by Bridging Two Key Standards: UML and IP-XACT, pp.69-78, 2008.
DOI : 10.1007/978-0-387-09661-2_7

C. André, F. Mallet, A. Khan, R. De-simone, S. Modeling et al., In: Proc DATE workshop on modeling and analysis of real-time and embedded systems with the MARTE UML profile, 2008.

T. Schattkowsky, X. Tao, and W. Mueller, A UML frontend for IP-XACT-based IP management, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.20-24, 2009.
DOI : 10.1109/DATE.2009.5090664

T. Arpinen, Model-driven approach for automatic SPIRIT IP integration, UML-SOC'08, 2008.

T. Arpinen, T. Koskinen, E. Salminen, T. Hamalainen, and M. Hannikainen, Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.20-24, 2009.
DOI : 10.1109/DATE.2009.5090665

S. Cherif, I. Quadri, S. Meftali, and J. Dekeyser, Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, pp.706-713, 2010.
DOI : 10.1109/DSD.2010.58
URL : https://hal.archives-ouvertes.fr/inria-00525004

S. Guillet, F. De-lamotte, E. Rutten, G. Gogniat, and J. Diguet, Modeling and Formal Control of Partial Dynamic Reconfiguration, 2010 International Conference on Reconfigurable Computing and FPGAs, pp.31-36, 2010.
DOI : 10.1109/ReConFig.2010.56
URL : https://hal.archives-ouvertes.fr/hal-00663437