V. Vladimir, N. Z. Stankovic, and . Milenkovic, Dram controller with a complete predictor, IEICE Transactions, issue.4, pp.92-584, 2009.

Y. Xu, A. S. Agarwal, and B. T. Davis, Prediction in Dynamic SDRAM Controller Policies, Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS '09, pp.128-138, 2009.
DOI : 10.1109/2.738303

Y. Kim, D. Han, O. Mutlu, and M. Harchol-balter, Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers, High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, pp.1-12, 2010.

Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, pp.65-76, 2010.
DOI : 10.1109/MICRO.2010.51

A. Seznec and P. Michaud, A case for (partially) tagged geometric history length branch prediction, The Journal of Instruction Level Parallelism, vol.8, 2006.

. Yasuo, K. Ishii, T. Kuroyanagi, M. Sawada, K. Inaba et al., Revisiting Local History to Improve the Fused Two-Level Branch Predictor, 2011.

J. Turner, New directions in communications (or which way to the information age?). Communications Magazine, IEEE, issue.10, pp.248-263, 2003.

G. Marsaglia, Xorshift RNGs, Journal of Statistical Software, vol.8, issue.14, pp.1-6, 2003.
DOI : 10.18637/jss.v008.i14

N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi et al., USIMM: the Utah SImulated Memory Module, pp.2012-2024