Spatio-Temporal Scheduling for 3D Reconfigurable \& Multiprocessor Architecture

Quang Hai Khuat; Quang Hoa Le; Daniel Chillet; Sébastien Pillement

Conference papers

Spatio-Temporal Scheduling for 3D Reconfigurable \& Multiprocessor Architecture

Quang Hai Khuat ¹ Quang Hoa Le ¹ Daniel Chillet ¹ Sébastien Pillement ¹

1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources

Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE

Abstract : This article proposes a spatio-temporal schedul- ing algorithm for a three-dimensional integrated circuits (3D ICs) defined by stacking an homogeneous embedded Field- Programmable Gate Array (eFPGA) above an homogenous Chip MultiProcessor (CMP) layer over through-silicon vias (TSVs) connection. Our proposal, based on Proportionate-fair (Pfair) algorithm, computes the spatio-temporal scheduling of hardware tasks on the reconfigurable resources by taking into account the communication between tasks and then places the associated software tasks on the multiprocessors layer. Compared to the "equivalent" solutions produced by the recursive Branch and Bound (BB) algorithm, our proposal shows up to 14,5% communication cost reduction.

Document type :

Conference papers

Complete list of metadata

https://hal.inria.fr/hal-00753902
Contributor : Daniel Chillet Connect in order to contact the contributor
Submitted on : Monday, November 19, 2012 - 6:13:57 PM
Last modification on : Thursday, January 20, 2022 - 4:20:20 PM

Spatio-Temporal Scheduling for 3D Reconfigurable \& Multiprocessor Architecture

Identifiers

Collections

Citation

Export

Metrics

Contact Legal Notice Personal Data

Spatio-Temporal Scheduling for 3D Reconfigurable \& Multiprocessor Architecture

Identifiers

Collections

Citation

Export

Share

Metrics

Contact Legal Notice Personal Data