Skip to Main content Skip to Navigation
Conference papers

Spatio-Temporal Scheduling for 3D Reconfigurable \& Multiprocessor Architecture

Abstract : This article proposes a spatio-temporal schedul- ing algorithm for a three-dimensional integrated circuits (3D ICs) defined by stacking an homogeneous embedded Field- Programmable Gate Array (eFPGA) above an homogenous Chip MultiProcessor (CMP) layer over through-silicon vias (TSVs) connection. Our proposal, based on Proportionate-fair (Pfair) algorithm, computes the spatio-temporal scheduling of hardware tasks on the reconfigurable resources by taking into account the communication between tasks and then places the associated software tasks on the multiprocessors layer. Compared to the "equivalent" solutions produced by the recursive Branch and Bound (BB) algorithm, our proposal shows up to 14,5% communication cost reduction.
Document type :
Conference papers
Complete list of metadatas

https://hal.inria.fr/hal-00753902
Contributor : Daniel Chillet <>
Submitted on : Monday, November 19, 2012 - 6:13:57 PM
Last modification on : Friday, July 10, 2020 - 4:11:09 PM

Identifiers

  • HAL Id : hal-00753902, version 1

Citation

Quang Hai Khuat, Quang Hoa Le, Daniel Chillet, Sébastien Pillement. Spatio-Temporal Scheduling for 3D Reconfigurable \& Multiprocessor Architecture. International Design and Test Symposium, IDT 2012, University at Qatar, Dec 2012, Doha, Qatar. ⟨hal-00753902⟩

Share

Metrics

Record views

2396