P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer et al., Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems, vol.6, issue.2, pp.149-206, 2001.
DOI : 10.1145/375977.375978

Q. Hu, P. G. Kjeldsberg, A. Vandecappelle, M. Palkovic, and F. Catthoor, Incremental hierarchical memory size estimation for steering of loop transformations, ACM Transactions on Design Automation of Electronic Systems, vol.12, issue.4, 2007.
DOI : 10.1145/1278349.1278363

S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, SPARK: a high-level synthesis framework for applying parallelizing compiler transformations, 16th International Conference on VLSI Design, 2003. Proceedings., 2003.
DOI : 10.1109/ICVD.2003.1183177

Y. Bouchebaba, B. Girodias, G. Nicolescu, E. Aboulhamid, B. Lavigueur et al., MPSoC memory optimization using program transformation, ACM Transactions on Design Automation of Electronic Systems, vol.12, issue.4, 2007.
DOI : 10.1145/1278349.1278356

C. Lee, S. Kim, and S. Ha, A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification, Journal of Signal Processing Systems, vol.12, issue.3, pp.193-213, 2010.
DOI : 10.1007/s11265-009-0351-6

L. Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, vol.21, issue.7, pp.558-565, 1978.
DOI : 10.1145/359545.359563

C. Glitia, P. Boulet, E. Lenormand, and M. Barreteau, Repetitive model refactoring strategy for the design space exploration of intensive signal processing applications, Journal of Systems Architecture, vol.57, issue.9, pp.815-829, 2011.
DOI : 10.1016/j.sysarc.2010.12.002

URL : https://hal.archives-ouvertes.fr/inria-00605069

P. Murthy and E. A. Lee, Multidimensional synchronous dataflow, IEEE Transactions on Signal Processing, vol.50, issue.8, pp.2064-2079, 2002.
DOI : 10.1109/TSP.2002.800830

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.4203

A. Cohen, M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau et al., N-synchronous kahn networks: a relaxed model of synchrony for real-time systems, Proc. of the ACM SIGPLAN-SIGACT symposium on Principles of programming languages (POPL '06)

T. Basten, E. Van-benthum, M. Geilen, M. Hendriks, F. Houben et al., Model-Driven Design-Space Exploration for Embedded Systems: The Octopus Toolset, Lecture Notes in Computer Science, vol.23, issue.1, pp.90-105, 2010.
DOI : 10.1109/TCAD.2003.819898

M. Lukasiewycz, M. Streubühr, M. Glaß, C. Haubelt, and J. Teich, Combined system synthesis and communication architecture exploration for MPSoCs, 2009 Design, Automation & Test in Europe Conference & Exhibition
DOI : 10.1109/DATE.2009.5090711

T. Lee, A. C. Wu, Y. Lin, and D. D. Gajski, A transformationbased method for loop folding, IEEE Trans. on CAD of Integrated Circuits and Systems, pp.439-450, 1994.

D. Kolson, A. Nicolau, and N. Dutt, Elimination of redundant memory traffic in high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.15, issue.11, pp.1354-1363, 1996.
DOI : 10.1109/43.543768

J. Park, P. C. Diniz, and K. R. Shesha-shayee, Performance and area modeling of complete FPGA designs in the presence of loop transformations, IEEE Transactions on Computers, vol.53, issue.11, pp.1420-1435, 2004.
DOI : 10.1109/TC.2004.101

R. Corvino, A. Gamatie, and P. Boulet, Design Space Exploration for Efficient Data Intensive Computing on SoCs, Handbook of Data Intensive Computing, pp.581-616, 2011.
DOI : 10.1007/978-1-4614-1415-5_23

URL : https://hal.archives-ouvertes.fr/inria-00637012

R. Corvino, A. Gamatié, and P. Boulet, Architecture Exploration for Efficient Data Transfer and Storage in Data-Parallel Applications, Lecture Notes in Computer Science, vol.6271, pp.101-116, 2010.
DOI : 10.1007/978-3-642-15277-1_11

URL : https://hal.archives-ouvertes.fr/inria-00522786

R. Corvino and A. Gamatie, Abstract clocks for the dse of dataintensive applications on mpsocs, ISPA 2012 4th IEEE International Workshop on Multicore and Multithreaded Architectures and Algorithms, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00758165

L. Benini and G. Micheli, Networks on chips: a new SoC paradigm, Computer, vol.35, issue.1, pp.70-78, 2002.
DOI : 10.1109/2.976921

W. Dally and B. Towles, Route packets, not wires: on-chip interconnection networks, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), 2001.
DOI : 10.1109/DAC.2001.935594

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1.5322

M. Lukasiewycz, M. Glaß, F. Reimann, and J. Teich, Opt4J -A Modular Framework for Meta-heuristic Optimization, Proc. of the Genetic and Evolutionary Computing Conference, 2011.

T. Rahwan, S. Ramchurn, N. Jennings, and A. Giovannucci, An anytime algorithm for optimal coalition structure generation, J. of Artificial Intelligence Research, vol.34, pp.521-567, 2009.

P. Boulet, J. Dekeyser, J. Levaire, P. Marquet, J. Soula et al., Visual data-parallel programming for signal processing applications Performance assessment of multiobjective optimizers: An analysis and review, Proc. of Ninth Euromicro Workshop on Parallel and Distributed Processing, pp.117-132, 2001.

S. L. Thibault, R. C. Agostini, S. Porto, I. S. Bampi, and . Silva, FPGA for DSP: A JPEG encoder case study Available: http://www.gmvhdl.com/fpga for dsp A FPGA based design of a multiplierless and fully pipelined JPEG compressor, Proc. of the 8th Euromicro Conference on Digital System Design (DSD'05), 2011.

]. R. Encoder, E. Corvino, A. Diken, L. Gamatie, and . Jozwiak, Available: http://opencores.org/project,mkjpeg Transformationbased exploration of data parallel architecture for customizable hardware: A jpeg encoder case study, 2012.