Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA

Christophe Alias 1, * Alain Darte 1, * Alexandru Plesco 1
* Auteur correspondant
1 COMPSYS - Compilation and embedded computing systems
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : In the context of the high-level synthesis (HLS) of regular kernels offloaded to FPGA and communicating with an external DDR memory, we show how to automatically generate adequate communicating processes for optimizing the transfer of remote data. This requires a generalized form of communication coalescing where data can be transferred from the external memory even when this memory is not fully up-to-date. Experiments with Altera HLS tools demonstrate that this automatization, based on advanced polyhedral code analysis and code generation techniques, can be used to efficiently map C kernels to FPGA, by generating, entirely at C level, all the necessary glue (the communication processes), which is compiled with the same HLS tool as for the computation kernel.
Type de document :
Communication dans un congrès
17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'12), Feb 2012, New Orleans, United States. IEEE Computer Society, pp.285--286, 2012, 〈10.1145/2145816.2145856〉
Liste complète des métadonnées

https://hal.inria.fr/hal-00761473
Contributeur : Alain Darte <>
Soumis le : mercredi 5 décembre 2012 - 15:28:24
Dernière modification le : samedi 21 avril 2018 - 01:27:16

Identifiants

Collections

Citation

Christophe Alias, Alain Darte, Alexandru Plesco. Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA. 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'12), Feb 2012, New Orleans, United States. IEEE Computer Society, pp.285--286, 2012, 〈10.1145/2145816.2145856〉. 〈hal-00761473〉

Partager

Métriques

Consultations de la notice

222