, Compositionality in Dataflow Synchronous Languages: Specification and Distributed Code Generation, Information and Computation, vol.163, issue.1, pp.125-171, 2000.
DOI : 10.1006/inco.2000.9999
, The synchronous languages twelve years later, Proceedings of the IEEE, pp.64-83, 2003.
, A hardware implementation of pure ESTEREL, Formal Methods in VLSI Design, 1991.
DOI : 10.1007/BF02811340
URL : https://hal.archives-ouvertes.fr/inria-00075083
, Preemption in concurrent systems, Foundations of Software Technology and Theoretical Computer Science (FSTTCS), pp.72-93, 1993.
DOI : 10.1007/3-540-57529-4_44
, The foundations of Esterel, Proof, Language and Interaction: Essays in Honour of Robin Milner, 1998.
, The constructive semantics of pure Esterel, 1999.
, Multiclock Esterel, Correct Hardware Design and Verification Methods (CHARME), pp.110-125, 2001.
DOI : 10.1007/3-540-44798-9_10
, Compilation of Polychronous Data Flow Equations
DOI : 10.1007/978-1-4419-6400-7_1
URL : https://hal.archives-ouvertes.fr/inria-00540493
, Synthesis of Embedded Software ? Frameworks and Methodologies for Correctness by Construction, 2010.
, Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing, EURASIP Journal on Embedded Systems, vol.03471, issue.3, 2008.
DOI : 10.1155/2007/48979
, How different are Esterel and SystemC? In Forum on Specification and Design Languages (FDL), Electronic Chips and Systems Design Initiative (ECSI), pp.98-103, 2007.
, Separate translation of synchronous programs to guarded actions, Internal Report, vol.38211, 2011.
, Introduction to Discrete Event Systems, 2008.
, Parallel Program Design, 1989.
DOI : 10.1007/978-1-4613-9668-0_6
, The Murphi verification system, Computer Aided Verification (CAV), pp.390-393, 1996.
, Designing Embedded Systems with the SIGNAL Programming Language, 2010.
DOI : 10.1007/978-1-4419-0941-1
URL : https://hal.archives-ouvertes.fr/inria-00522798
, Polychronous design of embedded real-time applications, ACM Transactions on Software Engineering and Methodology, vol.16, issue.2, 2007.
DOI : 10.1145/1217295.1217298
, Hierarchical finite state machines with multiple concurrency models, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.18, issue.6, pp.742-760, 1999.
DOI : 10.1109/43.766725
, Synchronous programming of reactive systems, Kluwer, 1993.
, A Synchronous Language at Work: The Story of Lustre, Formal Methods and Models for Codesign (MEMOCODE), pp.3-11, 2005.
DOI : 10.1002/9781118459898.ch2
URL : https://hal.archives-ouvertes.fr/hal-00190883
, Synchronous Modelling of Asynchronous Systems, Embedded Software (EMSOFT), volume 2491 of LNCS, pp.240-251, 2002.
DOI : 10.1007/3-540-45828-X_18
, Simulation and Verification of Asynchronous Systems by means of a Synchronous Model, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), pp.3-14, 2006.
DOI : 10.1109/ACSD.2006.24
URL : https://hal.archives-ouvertes.fr/hal-00189567
, The STATEMATE semantics of statecharts, ACM Transactions on Software Engineering and Methodology, vol.5, issue.4, pp.293-333, 1996.
DOI : 10.1145/235321.235322
, Modeling Embedded Systems and SoCs, 2004.
, An alternative polychronous model and synthesis methodology for model-driven embedded software, ASP-DAC [24], pp.13-18
, The DisCo language and temporal logic of actions, 1990.
, Programming real-time applications with SIGNAL, Proceedings of the IEEE, pp.1321-1336, 1991.
URL : https://hal.archives-ouvertes.fr/inria-00540460
, Polychrony for system design, Journal of Circuits, Systems, and Computers (JCSC), vol.12, issue.3, pp.261-304, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00730480
, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.12, pp.171217-1229, 1998.
DOI : 10.1109/43.736561
, Exact high level WCET analysis of synchronous programs by symbolic state space exploration, Design, Automation and Test in Europe (DATE), pp.10196-10203, 2003.
, On relating synchrony and asynchrony, 1981.
, Calculi for synchrony and asynchrony, Theoretical Computer Science, vol.25, issue.3, pp.267-310, 1983.
DOI : 10.1016/0304-3975(83)90114-7
, Modeling and analysis of real-time and embedded systems (MARTE), 2008.
, Implementing reactive programs on circuits a hardware implementation of LUSTRE, Real-Time: Theory in Practice, pp.195-208, 1992.
DOI : 10.1007/BFb0031993
, A verified hardware synthesis for Esterel, Distributed and Parallel Embedded Systems (DIPES), pp.205-214, 2000.
, Embedding imperative synchronous languages in interactive theorem provers, Proceedings Second International Conference on Application of Concurrency to System Design, pp.143-154, 2001.
DOI : 10.1109/CSD.2001.981772
, Improving Automata Generation for Linear Temporal Logic by Considering the Automaton Hierarchy, Logic for Programming, Artificial Intelligence , and Reasoning (LPAR), pp.39-54, 2001.
DOI : 10.1007/3-540-45653-8_3
, Proving the Equivalence of Microstep and Macrostep Semantics, Theorem Proving in Higher Order Logics (TPHOL), volume 2410 of LNCS, pp.314-331, 2002.
DOI : 10.1007/3-540-45685-6_21
, The synchronous programming language Quartz, Internal Report, vol.375, 2009.
, Causality analysis of synchronous programs with delayed actions, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems , CASES '04, pp.179-189, 2004.
DOI : 10.1145/1023833.1023859
, A Verified Compiler for Synchronous Programs with Local Declarations, Electronic Notes in Theoretical Computer Science, vol.153, issue.4, pp.71-97, 2006.
DOI : 10.1016/j.entcs.2006.02.028
, Nonintrusive precision instrumentation of microcontroller software, Languages, Compilers, and Tools for Embedded Systems (LCTES), pp.59-68, 2005.
, Brandt is a research associate in the Embedded Systems Group at the University of Kaiserslautern. He studied applied computer science at the same university from 1998 to 2003, where he also received his Ph