A. Benveniste, P. Bournai, T. Gautier, L. Guernic, and P. , SIGNAL: A data flow oriented language for signal processing, Research report, vol.378, 1985.
URL : https://hal.archives-ouvertes.fr/inria-00076178

A. Benveniste, B. Caillaud, L. Carloni, and A. Sangiovanni-vincentelli, Tag machines, Proceedings of the 5th ACM international conference on Embedded software , EMSOFT '05, pp.255-263, 2005.
DOI : 10.1145/1086228.1086276

A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, vol.91, issue.1, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

G. Berry, A hardware implementation of pure ESTEREL, Sadhana, vol.12, issue.1, 1991.
DOI : 10.1007/BF02811340
URL : https://hal.archives-ouvertes.fr/inria-00075083

G. Berry, Synchronous Languages for Hardware and Software Reactive Systems, International conference on hardware description languages and their applications (CHDL), p.3, 1997.
DOI : 10.1007/978-0-387-35064-6_1

G. Berry, The foundations of Esterel Proof, language and interaction: essays in honour of Robin Milner, 1998.

G. Berry, The constructive semantics of pure Esterel, 1999.

G. Berry and L. Cosserat, The ESTEREL synchronous programming language and its mathematical semantics, Seminar on concurrency (CONCUR), pp.389-448, 1985.
DOI : 10.1007/3-540-15670-4_19
URL : https://hal.archives-ouvertes.fr/inria-00076230

M. Bombana and F. Bruschi, SystemC-VHDL co-simulation and synthesis in the HW domain, Europe (DATE), pp.20101-20105, 2003.

F. Boussinot and R. De-simone, The ESTEREL language, Proceedings of the IEEE, vol.79, issue.9, pp.1293-1304, 1991.
DOI : 10.1109/5.97299
URL : https://hal.archives-ouvertes.fr/inria-00075075

J. Brandt, M. Gemünde, and K. Schneider, From synchronous guarded actions to SystemC, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), pp.187-196, 2010.

J. Brandt, M. Gemünde, K. Schneider, S. Shukla, and J. Talpin, Integrating system descriptions by clocked guarded actions, Forum on specification and design languages (FDL), pp.1-8, 2011.

J. Brandt and K. Schneider, Separate translation of synchronous programs to guarded actions, 2011.

J. Brandt, K. Schneider, and S. Edwards, Translating SHIM to guarded actions, 2012.

J. Brandt, K. Schneider, and S. Shukla, Translating concurrent action oriented specifications to synchronous guarded actions, Languages, compilers, and tools for embedded systems (LCTES), pp.47-56, 2010.

P. Caspi, N. Halbwachs, D. Pilaud, and J. Plaice, LUSTRE: A declarative language for programming synchronous systems, Principles of programming languages (POPL), pp.178-188, 1987.

C. Cassandras and S. Lafortune, Introduction to discrete event systems Parallel program design, Chandy KM, Misra J, 1989.

A. Chatelain, Y. Mathys, G. Placido, L. Rosa, A. Lavagno et al., High-level architectural co-simulation using Esterel and C, Proceedings of the ninth international symposium on Hardware/software codesign , CODES '01, 2001.
DOI : 10.1145/371636.371719

N. Dershowitz, M. Okada, and G. Sivakumar, Canonical conditional rewrite systems, Conference on automated deduction (CADE), pp.538-549, 1988.
DOI : 10.1007/BFb0012855
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.150.1030

E. Dijkstra, Guarded commands, nondeterminacy and formal derivation of programs, Communications of the ACM, vol.18, issue.8, pp.453-457, 1975.
DOI : 10.1145/360933.360975

D. Dill, The Murphi verification system, Computer aided verification (CAV), pp.390-393, 1996.

S. Edwards and O. Tardieu, SHIM, Proceedings of the 5th ACM international conference on Embedded software , EMSOFT '05, pp.264-272, 2005.
DOI : 10.1145/1086228.1086277

J. Eker, J. Janneck, E. Lee, J. Liu, X. Liu et al., Taming heterogeneity - the Ptolemy approach, Proceedings of the IEEE, vol.91, issue.1, pp.127-144, 2003.
DOI : 10.1109/JPROC.2002.805829

A. Gamatie, Designing embedded systems with the SIGNAL programming language, 2010.
DOI : 10.1007/978-1-4419-0941-1
URL : https://hal.archives-ouvertes.fr/inria-00522798

A. Gamatié, T. Gautier, L. Guernic, P. Talpin, and J. , Polychronous design of embedded real-time applications, ACM Transactions on Software Engineering and Methodology, vol.16, issue.2, 2007.
DOI : 10.1145/1217295.1217298

A. Girault, B. Lee, and E. Lee, Hierarchical finite state machines with multiple concurrency models, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.18, issue.6, pp.742-760, 1999.
DOI : 10.1109/43.766725

B. Gramlich and C. Wirth, Confluence of terminating conditional rewrite systems revisited, Rewriting techniques and applications (RTA), pp.245-259, 1996.
DOI : 10.1007/3-540-61464-8_56

G. Gössler and A. Sangiovanni-vincentelli, Compositional Modeling in Metropolis, Embedded software (EMSOFT), pp.93-107, 2002.
DOI : 10.1007/3-540-45828-X_8

N. Halbwachs, Synchronous programming of reactive systems. Kluwer, Dordrecht 33. Halbwachs N (1998) The declarative code DC, version 1, p.2, 1993.

N. Halbwachs, P. Caspi, R. P. Pilaud, and D. , The synchronous data flow programming language LUSTRE, Proceedings of the IEEE, vol.79, issue.9, pp.1305-1320, 1991.
DOI : 10.1109/5.97300

D. Harel and A. Naamad, The STATEMATE semantics of statecharts, ACM Transactions on Software Engineering and Methodology, vol.5, issue.4, pp.293-333, 1996.
DOI : 10.1145/235321.235322

C. Haubelt, J. Falk, J. Keinert, T. Schlichter, M. Streubühr et al., A SystemCbased design methodology for digital signal processing systems, EURASIP J Embed Syst, vol.2007, issue.1, p.15, 2007.

F. Herrera and E. Villar, A framework for heterogeneous specification and design of electronic embedded systems in SystemC, ACM Transactions on Design Automation of Electronic Systems, vol.12, issue.3, pp.1-31, 2007.
DOI : 10.1145/1255456.1255459

C. Hoare, Communicating sequential processes, Communications of the ACM, vol.21, issue.8, pp.666-677, 1978.
DOI : 10.1145/359576.359585

C. Hoare, Communicating sequential processes, Communications of the ACM, vol.26, issue.1, pp.100-106, 1983.
DOI : 10.1145/357980.358021

J. Hoe and A. , Hardware Synthesis from Term Rewriting Systems, 1999.
DOI : 10.1007/978-0-387-35498-9_52
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.43.6005

J. Hoe and A. , Operation-Centric Hardware Description and Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, issue.9, pp.1277-1288, 2004.
DOI : 10.1109/TCAD.2004.833614
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.92.3500

A. Jantsch, Modeling embedded systems and SoCs, 2004.

A. Jantsch, Models of Computation for Networks on Chip, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), pp.165-178, 2006.
DOI : 10.1109/ACSD.2006.14

S. Kaplan, Conditional rewrite rules, Theoretical Computer Science, vol.33, issue.2-3, pp.175-193, 1984.
DOI : 10.1016/0304-3975(84)90087-2
URL : http://doi.org/10.1016/0304-3975(84)90087-2

T. Koo, J. Liebman, C. Ma, B. Horowitz, A. Sangiovanni-vincentelli et al., Platform-Based Embedded Software Design for Multi-vehicle Multi-modal Systems, Embedded software (EMSOFT), pp.32-45, 2002.
DOI : 10.1007/3-540-45828-X_4

L. Guernic, P. Gauthier, T. , L. Borgne, M. et al., Programming real-time applications with SIGNAL, Proceedings of the IEEE, vol.79, issue.9, pp.1321-1336, 1991.
DOI : 10.1109/5.97301
URL : https://hal.archives-ouvertes.fr/inria-00540460

E. Lee and D. Messerschmitt, Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing, IEEE Transactions on Computers, vol.36, issue.1, pp.24-35, 1987.
DOI : 10.1109/TC.1987.5009446

E. Lee and D. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

E. Lee and T. Parks, Dataflow process networks, Proceedings of the IEEE, vol.83, issue.5, pp.773-801, 1995.
DOI : 10.1109/5.381846
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.21.2539

E. Lee and A. Sangiovanni-vincentelli, Comparing models of computation, Proceedings of International Conference on Computer Aided Design, pp.234-241, 1996.
DOI : 10.1109/ICCAD.1996.569613

E. Lee and A. Sangiovanni-vincentelli, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.12, pp.1217-1229, 1998.
DOI : 10.1109/43.736561

C. Passerone, L. Lavagno, M. Chiodo, and A. Sangiovanni-vincentelli, Fast Hardware/Software cosimulation for virtual prototyping and trade-off analysis, Design automation conference (DAC), pp.389-394, 1997.

H. Patel, S. Shukla, and R. Bergamaschi, Heterogeneous Behavioral Hierarchy Extensions for SystemC, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.4, pp.765-780, 2007.
DOI : 10.1109/TCAD.2006.884859

A. Poigné and L. Holenderski, Boolean automata for implementing pure Esterel, 1995.

F. Rocheteau and N. Halbwachs, Implementing reactive programs on circuits: a hardware implementation of LUSTRE Real-time: theory in practice, Mook, The Netherlands, LNCS, vol.600, pp.195-208, 1992.

J. Rowson, Hardware/Software co-simulation, Design automation conference (DAC), pp.439-440, 1994.

I. Sander, A. Jantsch, and Z. Lu, Development and application of design transformations in ForSyDe, Europe (DATE), pp.10364-10369, 2003.
DOI : 10.1049/ip-cdt:20030836

A. Sangiovanni-vincentelli, L. Carloni, D. Bernardinis, F. Sgroi, and M. , Benefits and challenges for platform-based design, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.409-414, 2004.
DOI : 10.1145/996566.996684

K. Schneider, Embedding imperative synchronous languages in interactive theorem provers, Proceedings Second International Conference on Application of Concurrency to System Design, pp.143-154, 2001.
DOI : 10.1109/CSD.2001.981772
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.559.7027

K. Schneider, The synchronous programming language Quartz. Internal report 375, 2009.

K. Schneider, J. Brandt, and T. Schuele, A Verified Compiler for Synchronous Programs with Local Declarations, Electronic Notes in Theoretical Computer Science, vol.153, issue.4, pp.71-97, 2006.
DOI : 10.1016/j.entcs.2006.02.028

G. Singh and S. Shukla, Algorithms for low power hardware synthesis from Concurrent Action Oriented Specifications (CAOS), International Journal of Embedded Systems, vol.3, issue.1/2, pp.83-92, 2007.
DOI : 10.1504/IJES.2007.016036

A. Todesco and T. Meng, Symphony, Proceedings of the 33rd annual conference on Design automation conference , DAC '96, pp.149-154, 1996.
DOI : 10.1145/240518.240546

C. Zebelein, J. Falk, C. Haubelt, and J. Teich, Classification of General Data Flow Actors into Known Models of Computation, 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design, pp.119-128, 2008.
DOI : 10.1109/MEMCOD.2008.4547699

V. Zivojnovic and H. Meyr, Compiled HW/SW co-simulation, 33rd Design Automation Conference Proceedings, 1996, pp.690-695, 1996.
DOI : 10.1109/DAC.1996.545662