G. Berry, The foundations of Esterel, Proof, Language and Interaction: Essays in Honour of Robin Milner, pp.425-454, 1998.

K. Schneider, The synchronous programming language Quartz, Internal Report, vol.375, 2009.

N. Halbwachs, A Synchronous Language at Work: The Story of Lustre, Formal Methods and Models for Codesign (MEMOCODE), pp.3-11, 2005.
DOI : 10.1002/9781118459898.ch2

URL : https://hal.archives-ouvertes.fr/hal-00190883

B. Titzer and J. Palsberg, Nonintrusive precision instrumentation of microcontroller software, Languages, Compilers, and Tools for Embedded Systems (LCTES), pp.59-68, 2005.

G. Berry, A hardware implementation of pure ESTEREL, Sadhana, vol.12, issue.1, pp.95-130, 1992.
DOI : 10.1007/BF02811340

URL : https://hal.archives-ouvertes.fr/inria-00075083

F. Rocheteau and N. Halbwachs, Pollux: A Lustre-based hardware design environment, Algorithms and Parallel VLSI Architectures II, pp.335-346, 1992.

K. Schneider, J. Brandt, and T. Schuele, A Verified Compiler for Synchronous Programs with Local Declarations, Electronic Notes in Theoretical Computer Science, vol.153, issue.4, pp.71-97, 2006.
DOI : 10.1016/j.entcs.2006.02.028

G. Logothetis and K. Schneider, Exact high level WCET analysis of synchronous programs by symbolic state space exploration, Design, Automation and Test in Europe (DATE), pp.10196-10203, 2003.

M. Boldt, C. Traulsen, and R. Von-hanxleden, Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing, EURASIP Journal on Embedded Systems, vol.03471, issue.3, 2008.
DOI : 10.1155/2007/48979

L. Stok, False loops through resource sharing, International Conference on Computer-Aided Design (ICCAD), pp.345-348, 1992.
DOI : 10.1109/iccad.1992.279349

G. Berry, The constructive semantics of pure Esterel, 1996.

T. Shiple, G. Berry, and H. Touati, Constructive analysis of cyclic circuits, Proceedings ED&TC European Design and Test Conference, pp.328-333, 1996.
DOI : 10.1109/EDTC.1996.494321

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.2390

S. Edwards, Making cyclic circuits acyclic, Proceedings of the 40th conference on Design automation , DAC '03, pp.159-162, 2003.
DOI : 10.1145/775832.775874

K. Schneider, J. Brandt, and T. Schuele, Causality analysis of synchronous programs with delayed actions, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems , CASES '04, pp.179-189, 2004.
DOI : 10.1145/1023833.1023859

L. Guernic, P. Gauthier, T. , L. Borgne, M. et al., Programming real-time applications with SIGNAL, Proceedings of the IEEE, vol.79, issue.9, pp.1321-1336, 1991.
DOI : 10.1109/5.97301

URL : https://hal.archives-ouvertes.fr/inria-00540460

L. Guernic, P. Benveniste, and A. , Real-time, synchronous, data-flow programming: The language SIGNAL and its mathematical semantics, Research Report, vol.533, 1986.
URL : https://hal.archives-ouvertes.fr/inria-00076021

L. Besnard, T. Gautier, L. Guernic, P. Talpin, and J. P. , Compilation of Polychronous Data Flow Equations, Synthesis of Embedded Software ? Frameworks and Methodologies for Correctness by Construction, 2010.
DOI : 10.1007/978-1-4419-6400-7_1

URL : https://hal.archives-ouvertes.fr/inria-00540493

W. Kautz, The Necessity of Closed Circuit Loops in Minimal Combinational Circuits, IEEE Transactions on Computers, vol.19, issue.2, pp.162-166, 1970.
DOI : 10.1109/T-C.1970.222884

R. Rivest, The Necessity of Feedback in Minimal Monotone Combinational Circuits, IEEE Transactions on Computers, vol.26, issue.6, pp.26-606, 1977.
DOI : 10.1109/TC.1977.1674886

S. Malik, Analysis of cyclic combinational circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.7, pp.950-956, 1994.
DOI : 10.1109/43.293952

R. Bryant, A Switch-Level Model and Simulator for MOS Digital Systems, IEEE Transactions on Computers, vol.33, issue.2, pp.160-177, 1984.
DOI : 10.1109/TC.1984.1676408

K. Schneider, J. Brandt, T. Schuele, and T. Tuerk, Maximal Causality Analysis, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), pp.106-115, 2005.
DOI : 10.1109/ACSD.2005.24

B. Jose, A. Gamatie, J. Ouy, and S. Shukla, SMT based false causal loop detection during code synthesis from Polychronous specifications, Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011), pp.109-118, 2011.
DOI : 10.1109/MEMCOD.2011.5970517

URL : https://hal.archives-ouvertes.fr/inria-00637574

M. Nanjundappa, M. Kracht, J. Ouy, and S. Shukla, Synthesizing embedded software with safety wrappers through polyhedral analysis in a polychronous framework, Electronic System Level Synthesis Conference (ESLsyn), pp.2012-2013, 2012.

A. Tarski, A lattice-theoretical fixpoint theorem and its applications, Pacific Journal of Mathematics, vol.5, issue.2, pp.285-309, 1955.
DOI : 10.2140/pjm.1955.5.285

J. Brandt and K. Schneider, Separate translation of synchronous programs to guarded actions, Internal Report, vol.38211, 2011.

E. Dijkstra, Guarded commands, nondeterminacy and formal derivation of programs, Communications of the ACM, vol.18, issue.8, pp.453-457, 1975.
DOI : 10.1145/360933.360975

K. Chandy and J. Misra, Parallel Program Design, 1989.
DOI : 10.1007/978-1-4613-9668-0_6

D. Dill, The Murphi verification system, Computer Aided Verification (CAV, pp.390-393, 1996.

A. Gamatié, T. Gautier, L. Guernic, P. Talpin, and J. , Polychronous design of embedded real-time applications, ACM Transactions on Software Engineering and Methodology, vol.16, issue.2, 2007.
DOI : 10.1145/1217295.1217298

L. Guernic, P. Talpin, J. P. Le-lann, and J. C. , POLYCHRONY for System Design, Journal of Circuits, Systems and Computers, vol.12, issue.03, pp.261-304, 2003.
DOI : 10.1142/S0218126603000763

URL : https://hal.archives-ouvertes.fr/hal-00730480

D. Potop-butucaru, Y. Sorel, R. De-simone, and J. P. Talpin, Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), pp.91-118, 2011.
DOI : 10.1109/ACSD.2005.10