A. Darte, R. Schreiber, and G. Villard, Lattice-Based Memory Allocation, IEEE Transactions on Computers, pp.1242-1257, 2005.
DOI : 10.1145/951710.951749
URL : https://hal.archives-ouvertes.fr/hal-01272969

M. Bachir, S. Touati, and A. Cohen, Post-pass periodic register allocation to minimise loop unrolling degree, LCTES '08: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages , compilers, and tools for embedded systems, pp.141-150, 2008.
DOI : 10.1145/1379023.1375677
URL : https://hal.archives-ouvertes.fr/inria-00637218

M. Bachir, S. Touati, and A. Cohen, Decomposing meeting graph circuits to minimise kernel loop unrolling, 9th Workshop on Optimizations for DSP and Embedded Systems (ODES'11, associated with CGO), 2011.
URL : https://hal.archives-ouvertes.fr/inria-00637938

C. Bastoul, Code generation in the polyhedral model is easier than you think, Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004., pp.7-16, 2004.
DOI : 10.1109/PACT.2004.1342537
URL : https://hal.archives-ouvertes.fr/hal-00017260

B. Dupont-de-dinechin, A unified software pipeline construction scheme for modulo scheduled loops, PaCT '97: Proceedings of the 4th International Conference on Parallel Computing Technologies, pp.189-200, 1997.
DOI : 10.1007/3-540-63371-5_20

D. De-werra, C. Eisenbeis, S. Lelait, and B. Marmol, On a graph-theoretical model for cyclic register allocation, Discrete Applied Mathematics, vol.93, issue.2-3, pp.191-203, 1999.
DOI : 10.1016/S0166-218X(99)00105-5

J. C. Dehnert, Y. Peter, J. P. Hsu, and . Bratt, Overlapped loop support in the Cydra 5, ASPLOS- III: Proceedings of the third international conference on Architectural support for programming languages and operating systems, pp.26-38, 1989.

C. James, R. A. Dehnert, and . Towle, Compiling for the Cydra 5, Journal of Supercomputing, vol.7, issue.12, pp.181-227, 1993.

C. Eisenbeis and S. Lelait, LoRA, a Package for Loop Optimal Register Allocation, 1999.
URL : https://hal.archives-ouvertes.fr/inria-00072959

C. Eisenbeis, S. Lelait, and B. Marmol, The meeting graph: a new model for loop cyclic register allocation, PACT '95: Proceedings of the IFIP WG10.3 working conference on Parallel Architectures and Compilation Techniques, pp.264-267, 1995.

P. Faraboschi, G. Brown, J. A. Fisher, G. Desoli, and F. Homewood, Lx: a technology platform for customizable VLIW embedded processing, ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, pp.203-213, 2000.

J. A. Fisher, P. Faraboschi, and C. Young, Embedded Computing: a VLIW Approach to Architecture, Compilers and Tools, 2005.

L. Hendren, G. R. Gao, E. R. Altman, and C. Mukerji, A register allocation framework based on hierarchical cyclic interval graphs, CC '92: Proceedings of the 4th International Conference on Compiler Construction, pp.176-191, 1992.
DOI : 10.1007/3-540-55984-1_17

N. Howgrave-graham, Approximate Integer Common Divisors, Cryptography and Lattices, International Conference (CaLC), pp.51-66, 2001.
DOI : 10.1007/3-540-44670-2_6
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.144.4244

R. A. Huff, Lifetime-sensitive modulo scheduling, ACM SIGPLAN Notices, vol.28, issue.6, pp.258-267, 1993.
DOI : 10.1145/173262.155115
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.54.6852

M. Lam, Software pipelining, ACM SIGPLAN Notices, vol.39, issue.4, pp.318-328, 1988.
DOI : 10.1145/989393.989420

A. Nicolau, R. Potasman, and H. Wang, Register allocation, renaming and their impact on finegrain parallelism, Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, pp.218-235, 1992.
DOI : 10.1007/bfb0038667

K. K. Parhi and D. G. Messerschmitt, Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding, IEEE Transactions on Computers, vol.40, issue.2, pp.178-195, 1991.
DOI : 10.1109/12.73588

B. R. Rau and C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, ACM SIGMICRO Newsletter, vol.12, issue.4, pp.183-198, 1981.
DOI : 10.1145/1014192.802449

B. R. Rau, M. S. Schlansker, and P. P. Timmalai, Code generation schema for modulo scheduled loops, Proceedings of the 25th Annual International Symposium on Microarchitecture, pp.158-169, 1992.
DOI : 10.1145/144965.145795
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.3471

H. Rong, A. Douillet, and G. R. Gao, Register allocation for software pipelined multidimensional loops, ACM Transactions on Programming Languages and Systems, vol.30, issue.4, pp.1-68, 2008.
DOI : 10.1145/1377492.1377498
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.4535

M. Schlansker, B. Rau, and S. Mahlke, Achieving High Levels of Instruction-Level Parallelism with Reduced Hardware Complexity, 1994.

S. Touati, F. Brault, K. Deschinkel, and B. Dupont-de-dinechin, Efficient Spilling Reduction for Software Pipelined Loops in Presence of Multiple Register Types in Embedded VLIW Processors, ACM Transactions on Embedded Computing Systems, vol.10, issue.4, 2011.
DOI : 10.1145/2043662.2043671
URL : https://hal.archives-ouvertes.fr/hal-00648176

S. Touati and C. Eisenbeis, Early Periodic Register Allocation on ILP Processors, Parallel Processing Letters, vol.14, issue.02, pp.287-313, 2004.
DOI : 10.1142/S012962640400188X
URL : https://hal.archives-ouvertes.fr/hal-00130623

N. Vasilache, C. Bastoul, and A. Cohen, Polyhedral Code Generation in the Real World, Proceedings of the International Conference on Compiler Construction (ETAPS CC'06), pp.185-201, 2006.
DOI : 10.1007/11688839_16
URL : https://hal.archives-ouvertes.fr/inria-00001106

J. Wang, C. Eisenbeis, M. Jourdan, and B. Su, Decomposed software pipelining: A new perspective and a new approach, International Journal of Parallel Programming, vol.19, issue.7, pp.351-373, 1994.
DOI : 10.1007/BF02577737