Fast Dynamic Translation Using LLVM On Multi-Core Hosts

Zhang Zuyu 1 Vania Joloboff 2 Xinlei Zhou 3 Claude Helmstetter 2
2 FORMES - Formal Methods for Embedded Systems
LIAMA - Laboratoire Franco-Chinois d'Informatique, d'Automatique et de Mathématiques Appliquées, Inria Paris-Rocquencourt
Abstract : In the development of embedded systems, Instruction-Set Simulators (ISS) plays an important role. When using an ISS, simulation speed is a significant issue. In this paper, we present experiments and comparison between several dynamic translation techniques. In addition to an existing technique which serves as a reference, we have developed a new on-the-fly translation technique using the LLVM open-source compiler infrastructure to enhance simulation speed. This dynamic translation technique translates hot basic blocks of the target instruction set into LLVM bitcode, then compiles LLVM bitcode into host binary code using the LLVM Just-In-Time (JIT) compiler. As the translation time using LLVM increases to the detriment of the overall simulation speed, we also present a mixed mode, where only the frequently executed chunks of code are compiled. This translation technique was then extended to support larger translation units compared to the previous, Finally the paper ends with presentation of an orthogonal solution to dispatch dynamic translation to a translation server to take advantage of multi-processor hosts.
Type de document :
Communication dans un congrès
ACM. 5th Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT), Jun 2012, Portland, Oregon, United States. 2012
Liste complète des métadonnées

https://hal.inria.fr/hal-00777156
Contributeur : Vania Joloboff <>
Soumis le : jeudi 17 janvier 2013 - 02:49:09
Dernière modification le : jeudi 11 janvier 2018 - 06:22:29

Identifiants

  • HAL Id : hal-00777156, version 1

Collections

Citation

Zhang Zuyu, Vania Joloboff, Xinlei Zhou, Claude Helmstetter. Fast Dynamic Translation Using LLVM On Multi-Core Hosts. ACM. 5th Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT), Jun 2012, Portland, Oregon, United States. 2012. 〈hal-00777156〉

Partager

Métriques

Consultations de la notice

456