Skip to Main content Skip to Navigation
Conference papers

Generation of Executable Representation for Processor Simulation with Dynamic Translation

Jiajia Song 1 Claude Helmstetter 1 Vania Joloboff 1 Hongwei Hao 2
1 FORMES - Formal Methods for Embedded Systems
LIAMA - Laboratoire Franco-Chinois d'Informatique, d'Automatique et de Mathématiques Appliquées, Inria Paris-Rocquencourt
Abstract : Instruction-Set Simulators (ISS) are indispensable tools for studying new architectures. There are several alternatives to achieve instruction set simulation, such as interpretive simulation, static translation and dynamic translation. This paper presents a simulator where we have developed and integrated three techniques: an interpretive simulator and two variants of dynamic translation. In the third variant, the simulator caches an intermediate representation that consists of pseudo instructions. These pseudo instructions use semantic functions that can be specialized using partial evaluation technique and a code generator. These three methods have been used to run the same simulated programs and compare their performance. The experiments show that the partial evaluation technique increases performance and flexibility, but also shows that it may have adverse effects.
Document type :
Conference papers
Complete list of metadata

https://hal.inria.fr/hal-00777157
Contributor : Vania Joloboff <>
Submitted on : Thursday, January 17, 2013 - 3:51:52 AM
Last modification on : Tuesday, March 17, 2020 - 3:10:13 AM

Identifiers

Collections

Citation

Jiajia Song, Claude Helmstetter, Vania Joloboff, Hongwei Hao. Generation of Executable Representation for Processor Simulation with Dynamic Translation. 2008 International Conference on Computer Science and Software Engineering, Dec 2008, Wuhan, China. ⟨10.1109/CSSE.2008.635⟩. ⟨hal-00777157⟩

Share

Metrics

Record views

332