Exploiting residue number system for power-efficient digital signal processing in embedded processors

Rooju Chokshi 1 Aviral Shrivastava 2 Krzysztof Berezowski 2, 3 Stanislaw Piestrak 4, 5
1 Microsoft Corporation [Redmond]
2 Department of Computer Science and Engineering [Tempe]
3 TIMA - Techniques of Informatics and Microelectronics for integrated systems Architecture
4 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
5 LICM - Laboratoire interfaces, capteurs et microélectronique
Type de document :
Communication dans un congrès
ACM. IEEE/ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Oct 2009, Grenoble, France. pp.19-28, 2009
Liste complète des métadonnées
https://hal.inria.fr/hal-00779995
Contributeur : Olivier Sentieys <>
Soumis le : mardi 22 janvier 2013 - 21:33:40
Dernière modification le : mercredi 16 mai 2018 - 18:30:04

Identifiants

  • HAL Id : hal-00779995, version 1

Collections

INRIA | IRISA | TIMA | UGA | IRISA-D3 | UR1-UFR-ISTIC | UNIV-LORRAINE | UNIV-RENNES

Citation

Rooju Chokshi, Aviral Shrivastava, Krzysztof Berezowski, Stanislaw Piestrak. Exploiting residue number system for power-efficient digital signal processing in embedded processors. ACM. IEEE/ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Oct 2009, Grenoble, France. pp.19-28, 2009. 〈hal-00779995〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

305

Contact


archive-ouverte@inria.fr