Exploiting residue number system for power-efficient digital signal processing in embedded processors - Archive ouverte HAL Access content directly
Conference Papers Year : 2009

Exploiting residue number system for power-efficient digital signal processing in embedded processors

(1) , (2) , (2, 3) , (4, 5)
1
2
3
4
5

Olivier Sentieys  : Connect in order to contact the contributor

https://hal.inria.fr/hal-00779995

Submitted on : Tuesday, January 22, 2013-9:33:40 PM

Last modification on : Friday, November 18, 2022-9:23:46 AM

Not file

Dates and versions

hal-00779995 , version 1 (22-01-2013)

Identifiers

  • HAL Id : hal-00779995 , version 1

Cite

Rooju Chokshi, Aviral Shrivastava, Krzysztof S. Berezowski, Stanislaw J. Piestrak. Exploiting residue number system for power-efficient digital signal processing in embedded processors. IEEE/ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Oct 2009, Grenoble, France. pp.19-28. ⟨hal-00779995⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

INSTITUT-TELECOM EC-PARIS UNIV-RENNES1 UGA CNRS INRIA INSA-RENNES TIMA IRISA IRISA-D3 UNIV-LORRAINE INRIA2 UR1-MATH-STIC UR1-UFR-ISTIC UNIV-RENNES UR1-MATH-NUM
170 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More