A. Agarwal and M. Huffman, Blocking : exploiting spatial locality for trace compaction, Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1990.

K. C. Barr and K. Asanovi´casanovi´c, Branch trace compression for snapshot-based simulation, 2006 IEEE International Symposium on Performance Analysis of Systems and Software, 2006.
DOI : 10.1109/ISPASS.2006.1620787
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.71.5250

M. Burtscher, TCgen 2.0, ACM SIGARCH Computer Architecture News, vol.34, issue.3, 2006.
DOI : 10.1145/1152394.1152395

M. Burtscher, I. Ganusov, S. J. Jackson, J. Ke, P. Ratanaworabhan et al., The VPC Trace-Compression Algorithms, IEEE Transactions on Computers, vol.54, issue.11, pp.1329-1344, 2005.
DOI : 10.1109/TC.2005.186

M. Burtscher and N. B. Sam, Automatic Generation of High-Performance Trace Compressors, International Symposium on Code Generation and Optimization, 2005.
DOI : 10.1109/CGO.2005.6

S. Cho, S. Demetriades, S. Evans, L. Jin, H. Lee et al., TPTS: A Novel Framework for Very Fast Manycore Processor Architecture Simulation, 2008 37th International Conference on Parallel Processing, 2008.
DOI : 10.1109/ICPP.2008.7

L. Eeckhout, S. Nussbaum, J. E. Smith, and K. De-bosschere, Statistical simulation: Adding efficiency to the computer designer's toolbox, IEEE Micro, vol.23, issue.5, pp.26-38, 2003.
DOI : 10.1109/MM.2003.1240210

E. E. Johnson and J. Ha, PDATS Lossless Address Trace Compression For Reducing File Size And Access Time, Proceeding of 13th IEEE Annual International Phoenix Conference on Computers and Communications, 1994.
DOI : 10.1109/PCCC.1994.504117

S. Kanaujia, I. E. Papazian, J. Chamberlain, and J. Baxter, FastMP : a multi-core simulation methodology, 2nd Annual Workshop on Modeling , Benchmarking and Simulation, 2006.

T. Karkhanis and J. E. Smith, A first-order superscalar processor model Choosing representative slices of program execution for microarchitecture simulations : a preliminary application to the data stream, Proceedings of the 31st International Symposium on Computer Architecture IEEE 3rd Annual Workshop on Workload Characterization, 2000.

B. C. Lee, J. Collins, H. Wang, and D. Brooks, CPR: Composable performance regression for scalable multiprocessor models, 2008 41st IEEE/ACM International Symposium on Microarchitecture, 2008.
DOI : 10.1109/MICRO.2008.4771797
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.256

C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser et al., Pin : building customized program analysis tools with dynamic instrumentation, Proceedings of the ACM SIGPLAN conference on Programming Language Design and Implementation, 2005.

Y. Luo and L. K. John, Locality-based online trace compression, IEEE Transactions on Computers, vol.53, issue.6, pp.723-731, 2004.
DOI : 10.1109/TC.2004.12

J. Marathe, F. Mueller, T. Mohan, S. A. Mckee, B. R. De-supinski et al., METRIC, ACM Transactions on Programming Languages and Systems, vol.29, issue.2, 2007.
DOI : 10.1145/1216374.1216380

A. Milenkovi´cmilenkovi´c and M. Milenkovi´cmilenkovi´c, An efficient single-pass trace compression technique utilizing instruction streams, ACM Transactions on Modeling and Computer Simulation, vol.17, issue.1, 2007.

K. J. Nesbit, A. S. Dhodapkar, and J. E. Smith, AC/DC: an adaptive data cache prefetcher, Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004., 2004.
DOI : 10.1109/PACT.2004.1342548

C. G. Nevill-manning and I. H. Witten, Identifying hierarchical structure in sequences : a linear-time algorithm, Journal of Artificial Intelligence Research, vol.7, 1997.

C. Pereira, J. Lau, B. Calder, and R. Gupta, Dynamic phase analysis for cycle-close trace generation, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '05, 2005.
DOI : 10.1145/1084834.1084913

A. R. Pleszkun, Techniques for compressing program address traces, Proceedings of the 27th annual international symposium on Microarchitecture , MICRO 27, 1994.
DOI : 10.1145/192724.192728

T. Puzak, Analysis of cache replacement algorithms, 1985.

A. D. Samples, Mache : no-loss trace compaction, Proceedings of the ACM SIGMETRICS Conference on Measurement, and Modeling of Computer Systems, 1989.
DOI : 10.1145/75372.75382
URL : http://www.dtic.mil/get-tr-doc/pdf?AD=ADA619780

C. E. Shannon, Prediction and Entropy of Printed English, Bell System Technical Journal, vol.30, issue.1, pp.50-64, 1951.
DOI : 10.1002/j.1538-7305.1951.tb01366.x

T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
DOI : 10.1145/605397.605403
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.118.6150

T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder, Discovering and exploiting program phases, IEEE Micro, vol.23, issue.6, pp.84-93, 2003.
DOI : 10.1109/MM.2003.1261391
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.58.4012

T. Sherwood, S. Sair, and B. Calder, Phase tracking and prediction, Proceedings of the 30th International Symposium on Computer Architecture, 2003.
DOI : 10.1109/isca.2003.1207012
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.3639

A. J. Smith, Two Methods for the Efficient Analysis of Memory Address Trace Data, IEEE Transactions on Software Engineering, vol.3, issue.1, pp.94-101, 1977.
DOI : 10.1109/TSE.1977.233841

R. A. Sugumar and S. G. Abraham, Efficient simulation of caches under optimal replacement with applications to miss characterization, Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1993.

R. A. Uhlig and T. N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys, vol.29, issue.2, pp.128-170, 1997.
DOI : 10.1145/254180.254184