Precise Modelling of Instruction Cache Behaviour - Archive ouverte HAL Access content directly
Reports (Research Report) Year : 2013

Precise Modelling of Instruction Cache Behaviour

(1) , (2) , (2) , (3) , (4)


Safety critical real-time applications in aviation, automotive and industrial automation have to guarantee not only the functionality, but also the timeliness of the results. Here, a deadline is associated with the software tasks, and a failure to complete prior to this deadline could lead to a catastrophic consequences. Hence, for the correctness of real-time systems, it is essential to be able to compute the worst case execution time (WCET) of the tasks in order to guarantee their deadlines. However, the problem of WCET analysing is difficult, because of processors use cache-based memory systems that vary memory access time significantly. Any pessimistic estimation of the number of cache hits/misses will result in loose precision of the WCET analyses, which could lead to over use of hardware resources. In this paper, we present a new approach for statically analysing the behaviour of instructions on a direct mapped cache. The proposed approach combines binary representation and a new abstraction that reduces the analysis time without sacrificing the precision. This is unlike the existing cache analysing approaches where either precision or scalability (analysis time) is sacrificed. Experimental results are presented that demonstrate the practical applicability of this analysis.
Fichier principal
Vignette du fichier
CacheAnalysisINRIAtechreport.pdf (1.43 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-00781566 , version 1 (27-01-2013)


  • HAL Id : hal-00781566 , version 1


Sidharta Andalam, Roopak Sinha, Partha S. Roop, Alain Girault, Jan Reineke. Precise Modelling of Instruction Cache Behaviour. [Research Report] RR-8214, INRIA. 2013, 62 p. ⟨hal-00781566⟩
307 View
251 Download


Gmail Facebook Twitter LinkedIn More