H. Garavel, F. Lang, R. Mateescu, and W. Serwe, CADP 2011: a toolbox for the construction and analysis of distributed processes, International Journal on Software Tools for Technology Transfer, vol.1, issue.1/2, pp.10009-10021, 1007.
DOI : 10.1007/s10009-012-0244-z
URL : https://hal.archives-ouvertes.fr/hal-00715056

H. Garavel and M. Sighireanu, Towards a second generation of formal description techniques ? rationale for the design of e-lotos, Proceedings of the 3rd International Workshop on Formal Methods for Industrial Critical Systems FMICS'98, pp.187-230, 1998.

H. Garavel and D. Thivolle, Verification of GALS Systems by Combining Synchronous Languages and Process Calculi, Model Checking Software, Proceedings of the 16th International SPIN Workshop on Model Checking of Software SPIN'2009, pp.241-260, 2009.
DOI : 10.1007/978-3-540-27813-9_47
URL : https://hal.archives-ouvertes.fr/inria-00388819

H. Garavel, C. Viho, and M. Zendri, System design of a cc-numa multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation, Springer International Journal on Software Tools for Technology Transfer (STTT), vol.3, issue.3, pp.314-331, 2001.
URL : https://hal.archives-ouvertes.fr/inria-00072597

I. Iec, Lotos ? a formal description technique based on the temporal ordering of observational behaviour, International Organization for Standardization ? Information Processing Systems ? Open Systems Interconnection, 1989.

E. Lantreibecq and W. Serwe, Model Checking and Co-simulation of a Dynamic Task Dispatcher Circuit Using CADP, Proceedings of the 16th International Workshop on Formal Methods for Industrial Critical Systems FMICS 2011 no. 6959 in Lecture Notes in Computer Science, pp.180-195, 2011.
DOI : 10.1007/978-3-642-24431-5_14
URL : https://hal.archives-ouvertes.fr/hal-00642029

/. Stmicroelectronics and . Cea, Platform 2012: A Many-core programmable accelerator for Ultra- Efficient Embedded Computing in Nanometer Technology, 2010.

A. J. Bernstein, Analysis of Programs for Parallel Processing, IEEE Transactions on Electronic Computers, vol.15, issue.5, pp.757-763, 1966.
DOI : 10.1109/PGEC.1966.264565

I. Iec, Enhancements to lotos (e-lotos), International Standard 15437, International Organization for Standardization ? Information Technology, 2001.

R. Mateescu and D. Thivolle, A Model Checking Language for Concurrent Value-Passing Systems, Proceedings of the 15th International Symposium on Formal Methods FM'08 no. 5014 in Lecture Notes in Computer Science, pp.148-164, 2008.
DOI : 10.1007/978-3-540-68237-0_12
URL : https://hal.archives-ouvertes.fr/inria-00315312

J. Queille and J. Sifakis, Fairness and related properties in transition systems ? a temporal logic to deal with fairness, Acta Informatica, vol.19, issue.3, pp.195-220, 1983.
DOI : 10.1007/BF00265555

C. Jard and T. Jéron, TGV: theory, principles and algorithms, International Journal on Software Tools for Technology Transfer, vol.17, issue.4, pp.297-315, 2005.
DOI : 10.1007/s10009-004-0153-x

A. F. Belinfante, JTorX: A Tool for On-Line Model-Driven Test Derivation and Execution, Proceedings of the 16th International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'2010, pp.266-270, 2010.
DOI : 10.1007/978-3-642-12002-2_21

H. Garavel and J. Sifakis, Compilation and verification of lotos specifications, Proceedings of the 10th International Symposium on Protocol Specification, Testing and Verification, pp.379-394, 1990.

H. Garavel and W. Serwe, State space reduction for process algebra specifications, Theoretical Computer Science, vol.351, issue.2, pp.131-145, 2006.
DOI : 10.1016/j.tcs.2005.09.064

A. Appendix, LNT model of the DTD behavior The behavior of the DTD (for N processors) is described by the following LNT process